Next Article in Journal
Large Language Models as Coders of Pragmatic Competence in Healthy Aging: Preliminary Results on Reliability, Limits, and Implications for Human-Centered AI
Previous Article in Journal
Research on the Quantitative Relationship Between Positioning Error and Coherent Synthesis Success Rate in a Moving Platform Distributed Coherent Synthesis System
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
This is an early access version, the complete PDF, HTML, and XML versions will be available soon.
Article

A Real-Time Performance Assessment Scheme for Half-Bridge Submodules of Modular Multilevel Converters

School of Electronic and Electrical Engineering, Hongik University, Seoul 04066, Republic of Korea
*
Author to whom correspondence should be addressed.
Electronics 2025, 14(22), 4409; https://doi.org/10.3390/electronics14224409 (registering DOI)
Submission received: 15 October 2025 / Revised: 5 November 2025 / Accepted: 7 November 2025 / Published: 12 November 2025
(This article belongs to the Section Power Electronics)

Abstract

This paper proposes a real-time testing scheme for individual modules of Modular Multi-level Converters (MMCs), which are used in VSC-HVDC systems and high-voltage electric motor drives. In MMCs for voltage-source HVDCs, multiple submodules (SMs) are connected in series to form one arm. For MMCs comprising hundreds of identical submodules connected in series, testing the entire system is highly time-consuming and costly, while the proposed method enables real-time testing of each submodule, thereby significantly reducing overall system development cost and time. This study presents a method for configuring one SM from the series-connected SMs with an external circuit, allowing it to be tested under actual MMC operating conditions. The proposed method is comprehensively validated via Hardware-in-the-Loop Simulation (HILS), incorporating operability assessments and a real-time implementation of the circuit model to verify its practical applicability.
Keywords: submodule; MMC (Modular Multilevel Converter); HILS (Hardware in the Loop Simulation) submodule; MMC (Modular Multilevel Converter); HILS (Hardware in the Loop Simulation)

Share and Cite

MDPI and ACS Style

Hwang, S.; Lim, S.; Lee, D. A Real-Time Performance Assessment Scheme for Half-Bridge Submodules of Modular Multilevel Converters. Electronics 2025, 14, 4409. https://doi.org/10.3390/electronics14224409

AMA Style

Hwang S, Lim S, Lee D. A Real-Time Performance Assessment Scheme for Half-Bridge Submodules of Modular Multilevel Converters. Electronics. 2025; 14(22):4409. https://doi.org/10.3390/electronics14224409

Chicago/Turabian Style

Hwang, SangJin, SungWon Lim, and DongMyung Lee. 2025. "A Real-Time Performance Assessment Scheme for Half-Bridge Submodules of Modular Multilevel Converters" Electronics 14, no. 22: 4409. https://doi.org/10.3390/electronics14224409

APA Style

Hwang, S., Lim, S., & Lee, D. (2025). A Real-Time Performance Assessment Scheme for Half-Bridge Submodules of Modular Multilevel Converters. Electronics, 14(22), 4409. https://doi.org/10.3390/electronics14224409

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop