Next Article in Journal
A High Bandwidth-Power Efficiency, Low THD2,3 Driver Amplifier with Dual-Loop Active Frequency Compensation for High-Speed Applications
Next Article in Special Issue
Stable, Low Power and Bit-Interleaving Aware SRAM Memory for Multi-Core Processing Elements
Previous Article in Journal
High-Speed Column Driver IC Having Buffer Amplifier with Embedded Isolation Switch and Compact Adaptive Biasing for Flat-Panel Displays
Previous Article in Special Issue
A Novel Ultra-Low Power 8T SRAM-Based Compute-in-Memory Design for Binary Neural Networks
 
 
Article

Article Versions Notes

Electronics 2021, 10(18), 2310; https://doi.org/10.3390/electronics10182310
Action Date Notes Link
article xml file uploaded 20 September 2021 12:12 CEST Original file -
article xml uploaded. 20 September 2021 12:12 CEST Update https://www.mdpi.com/2079-9292/10/18/2310/xml
article pdf uploaded. 20 September 2021 12:12 CEST Version of Record https://www.mdpi.com/2079-9292/10/18/2310/pdf
article html file updated 20 September 2021 12:13 CEST Original file https://www.mdpi.com/2079-9292/10/18/2310/html
Back to TopTop