Experimental Evaluation of SAFEPOWER Architecture for Safe and Power-Efficient Mixed-Criticality Systems
AbstractWith the ever-increasing industrial demand for bigger, faster and more efficient systems, a growing number of cores is integrated on a single chip. Additionally, their performance is further maximized by simultaneously executing as many processes as possible. Even in safety-critical domains like railway and avionics, multicore processors are introduced, but under strict certification regulations. As the number of cores is continuously expanding, the importance of cost-effectiveness grows. One way to increase the cost-efficiency of such a System on Chip (SoC) is to enhance the way the SoC handles its power consumption. By increasing the power efficiency, the reliability of the SoC is raised because the lifetime of the battery lengthens. Secondly, by having less energy consumed, the emitted heat is reduced in the SoC, which translates into fewer cooling devices. Though energy efficiency has been thoroughly researched, there is no application of those power-saving methods in safety-critical domains yet. The EU project SAFEPOWER (Safe and secure mixed-criticality systems with low power requirements) targets this research gap and aims to introduce certifiable methods to improve the power efficiency of mixed-criticality systems. This article provides an overview of the SAFEPOWER reference architecture for low-power mixed-criticality systems, which is the most important outcome of the project. Furthermore, the application of this reference architecture in novel railway interlocking and flight controller avionic systems was demonstrated, showing the capability to achieve power savings up to 37%, while still guaranteeing time-triggered task execution and time-triggered NoC-based communication. View Full-Text
Share & Cite This Article
Fakih, M.; Grüttner, K.; Schreiner, S.; Seyyedi, R.; Azkarate-Askasua, M.; Onaindia, P.; Poggi, T.; Romero, N.G.; Quesada Gonzalez, E.; Sundström, T.; Peiró Frasquet, S.; Balbastre, P.; Mohammadat, T.; Öberg, J.; Bebawy, Y.; Obermaisser, R.; Maleki, A.; Lenz, A.; Graham, D. Experimental Evaluation of SAFEPOWER Architecture for Safe and Power-Efficient Mixed-Criticality Systems. J. Low Power Electron. Appl. 2019, 9, 12.
Fakih M, Grüttner K, Schreiner S, Seyyedi R, Azkarate-Askasua M, Onaindia P, Poggi T, Romero NG, Quesada Gonzalez E, Sundström T, Peiró Frasquet S, Balbastre P, Mohammadat T, Öberg J, Bebawy Y, Obermaisser R, Maleki A, Lenz A, Graham D. Experimental Evaluation of SAFEPOWER Architecture for Safe and Power-Efficient Mixed-Criticality Systems. Journal of Low Power Electronics and Applications. 2019; 9(1):12.Chicago/Turabian Style
Fakih, Maher; Grüttner, Kim; Schreiner, Sören; Seyyedi, Razi; Azkarate-Askasua, Mikel; Onaindia, Peio; Poggi, Tomaso; Romero, Nera G.; Quesada Gonzalez, Elena; Sundström, Timmy; Peiró Frasquet, Salvador; Balbastre, Patricia; Mohammadat, Tage; Öberg, Johnny; Bebawy, Yosab; Obermaisser, Roman; Maleki, Adele; Lenz, Alina; Graham, Duncan. 2019. "Experimental Evaluation of SAFEPOWER Architecture for Safe and Power-Efficient Mixed-Criticality Systems." J. Low Power Electron. Appl. 9, no. 1: 12.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.