Next Article in Journal / Special Issue
Exploration of Charge Recycling DC-DC Conversion Using a Switched Capacitor Regulator
Previous Article in Journal / Special Issue
A DC-DC Converter Efficiency Model for System Level Analysis in Ultra Low Power Applications
Open AccessArticle

Sub-Threshold Standard Cell Sizing Methodology and Library Comparison

1
Electronic System Group, Department of Electrical Engineering, Technische Universiteit Eindhoven, Den Dolech 2, 5612AZ, Eindhoven, The Netherlands
2
Holst Centre/Imec-nl, High Tech Campus 31, 5656AE, Eindhoven, The Netherlands
*
Author to whom correspondence should be addressed.
J. Low Power Electron. Appl. 2013, 3(3), 233-249; https://doi.org/10.3390/jlpea3030233
Received: 4 February 2013 / Revised: 29 May 2013 / Accepted: 25 June 2013 / Published: 15 July 2013
(This article belongs to the Special Issue Selected Papers from SubVt 2012 Conference)
Scaling the voltage to the sub-threshold region is a convincing technique to achieve low power in digital circuits. The problem is that process variability severely impacts the performance of circuits operating in the sub-threshold domain. In this paper, we evaluate the sub-threshold sizing methodology of [1,2] on 40 nm and 90 nm standard cell libraries. The concept of the proposed sizing methodology consists of balancing the mean of the sub-threshold current of the equivalent N and P networks. In this paper, the equivalent N and P networks are derived based on the best and worst case transition times. The slack available in the best-case timing arc is reduced by using smaller transistors on that path, while the timing of the worst-case timing arc is improved by using bigger transistors. The optimization is done such that the overall area remains constant with regard to the area before optimization. Two sizing styles are applied, one is based on both transistor width and length tuning, and the other one is based on width tuning only. Compared to super-threshold libraries, at 0.3 V, the proposed libraries achieve 49% and 89% average cell timing improvement and 55% and 31% power delay product improvement at 40 nm and 90 nm respectively. From ITC (International Test Conference 99) benchmark circuit synthesis results, at 0.3 V the proposed library achieves up to 52% timing improvement and 53% power savings in the 40 nm technology node. View Full-Text
Keywords: sub-threshold; process variation; library characterization; standard cell; sizing methodology; low power sub-threshold; process variation; library characterization; standard cell; sizing methodology; low power
Show Figures

Figure 1

MDPI and ACS Style

Liu, B.; De Gyvez, J.P.; Ashouei, M. Sub-Threshold Standard Cell Sizing Methodology and Library Comparison. J. Low Power Electron. Appl. 2013, 3, 233-249.

Show more citation formats Show less citations formats

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Back to TopTop