Next Article in Journal
CORDIC Hardware Acceleration Using DMA-Based ISA Extension
Previous Article in Journal
A Framework for Ultra Low-Power Hardware Accelerators Using NNs for Embedded Time Series Classification
 
 
Article

A Time-Domain z−1 Circuit with Digital Calibration

Electronics Laboratory, Physics Department, University of Patras, 26504 Patras, Greece
*
Author to whom correspondence should be addressed.
Academic Editor: Andrea Calimera
J. Low Power Electron. Appl. 2022, 12(1), 3; https://doi.org/10.3390/jlpea12010003
Received: 4 November 2021 / Revised: 25 December 2021 / Accepted: 31 December 2021 / Published: 3 January 2022
This paper presents a novel circuit of a z−1 operation which is suitable, as a basic building block, for time-domain topologies and signal processing. The proposed circuit employs a time register circuit which is based on the capacitor discharging method. The large variation of the capacitor discharging slope over technology process and chip temperature variations which affect the z−1 accuracy is improved using a novel digital calibration loop. The circuit is designed using a 28 nm Samsung FD-SOI process under 1 V supply voltage with 5 MHz sampling frequency. Simulation results validate the theoretical analysis presenting a variation of capacitor voltage discharging slope less than 5% over worst-case process corners for temperature between 0 °C and 100 °C while consuming only 30 μA. Also, the worst-case accuracy of z−1 operation is better than 33 ps for input pulse widths between 5 ns and 45 ns presenting huge improvement compared with the uncalibrated operator. View Full-Text
Keywords: time-domain circuits; pulse width modulation; z−1 circuit; time-register circuits time-domain circuits; pulse width modulation; z−1 circuit; time-register circuits
Show Figures

Figure 1

MDPI and ACS Style

Panetas-Felouris, O.; Vlassis, S. A Time-Domain z−1 Circuit with Digital Calibration. J. Low Power Electron. Appl. 2022, 12, 3. https://doi.org/10.3390/jlpea12010003

AMA Style

Panetas-Felouris O, Vlassis S. A Time-Domain z−1 Circuit with Digital Calibration. Journal of Low Power Electronics and Applications. 2022; 12(1):3. https://doi.org/10.3390/jlpea12010003

Chicago/Turabian Style

Panetas-Felouris, Orfeas, and Spyridon Vlassis. 2022. "A Time-Domain z−1 Circuit with Digital Calibration" Journal of Low Power Electronics and Applications 12, no. 1: 3. https://doi.org/10.3390/jlpea12010003

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop