Efficient Implementation of a Symbol Timing Estimator for Broadband PLC
AbstractBroadband Power Line Communications (PLC) have taken advantage of the research advances in multi-carrier modulations to mitigate frequency selective fading, and their adoption opens up a myriad of applications in the field of sensory and automation systems, multimedia connectivity or smart spaces. Nonetheless, the use of these multi-carrier modulations, such as Wavelet-OFDM, requires a highly accurate symbol timing estimation for reliably recovering of transmitted data. Furthermore, the PLC channel presents some particularities that prevent the direct use of previous synchronization algorithms proposed in wireless communication systems. Therefore more research effort should be involved in the design and implementation of novel and robust synchronization algorithms for PLC, thus enabling real-time synchronization. This paper proposes a symbol timing estimator for broadband PLC based on cross-correlation with multilevel complementary sequences or Zadoff-Chu sequences and its efficient implementation in a FPGA; the obtained results show a 90% of success rate in symbol timing estimation for a certain PLC channel model and a reduced resource consumption for its implementation in a Xilinx Kyntex FPGA. View Full-Text
Share & Cite This Article
Nombela, F.; García, E.; Mateos, R.; Hernández, Á. Efficient Implementation of a Symbol Timing Estimator for Broadband PLC. Sensors 2015, 15, 20825-20844.
Nombela F, García E, Mateos R, Hernández Á. Efficient Implementation of a Symbol Timing Estimator for Broadband PLC. Sensors. 2015; 15(8):20825-20844.Chicago/Turabian Style
Nombela, Francisco; García, Enrique; Mateos, Raúl; Hernández, Álvaro. 2015. "Efficient Implementation of a Symbol Timing Estimator for Broadband PLC." Sensors 15, no. 8: 20825-20844.