A Transformation-Based Quantum Physical Synthesis Approach for Nearest-Neighbor Architectures
Abstract
:1. Introduction
2. Related Work
3. Transformation-Based Physical Synthesis
An Example
4. Experimental Results
Heuristic Algorithm Analysis
5. Conclusions
Author Contributions
Funding
Data Availability Statement
Conflicts of Interest
References
- Nielsen, M.A.; Chuang, I. Quantum Computation and Quantum Information; American Association of Physics Teachers: College Park, MD, USA, 2002. [Google Scholar]
- Monroe, D. Quantum Leap; ACM: New York, NY, USA, 2018. [Google Scholar]
- Ladd, T.D.; Jelezko, F.; Laflamme, R.; Nakamura, Y.; Monroe, C.; O’Brien, J.L. Quantum computers. Nature 2010, 464, 45–53. [Google Scholar] [CrossRef] [PubMed] [Green Version]
- Sargaran, S.; Mohammadzadeh, N. Saqip: A scalable architecture for quantum information processors. ACM Trans. Archit. Code Optim. (TACO) 2019, 16, 1–21. [Google Scholar] [CrossRef] [Green Version]
- Alpert, C.J.; Chu, C.; Villarrubia, P.G. Physical synthesis comes of age. In Proceedings of the International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, 4–8 November 2007. [Google Scholar]
- Mohammadzadeh, N.; Sedighi, M.; Zamani, M.S. Quantum physical synthesis: Improving physical design by netlist modifications. Microelectron. J. 2010, 41, 219–230. [Google Scholar] [CrossRef]
- Meter, R.; Oskin, M. Architectural implications of quantum computing technologies. ACM J. Emerg. Technol. Comput. Syst. (JETC) 2006, 2, 31–63. [Google Scholar] [CrossRef] [Green Version]
- Lye, A.; Wille, R.; Drechsler, R. Determining the minimal number of swap gates for multi-dimensional nearest neighbor quantum circuits. In Proceedings of the 20th Asia and South Pacific Design Automation Conference, Chiba, Japan, 19–22 January 2015. [Google Scholar]
- Wille, R.; Lye, A.; Drechsler, R. Optimal SWAP gate insertion for nearest neighbor quantum circuits. In Proceedings of the 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), Singapore, 20–23 January 2014. [Google Scholar]
- Lin, C.-C.; Sur-Kolay, S.; Jha, N.K. PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2014, 23, 1221–1234. [Google Scholar] [CrossRef]
- Farghadan, A.; Mohammadzadeh, N. Quantum circuit physical design flow for 2D nearest-neighbor architectures. Int. J. Circuit Theory Appl. 2017, 45, 989–1000. [Google Scholar] [CrossRef]
- Maslov, D.; Falconer, S.M.; Mosca, M. Quantum circuit placement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008, 27, 752–763. [Google Scholar] [CrossRef]
- Shafaei, A.; Saeedi, M.; Pedram, M. Qubit placement to minimize communication overhead in 2D quantum architectures. In Proceedings of the 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), Singapore, 20–23 January 2014. [Google Scholar]
- Iwama, K.; Kambayashi, Y.; Yamashita, S. Transformation rules for designing CNOT-based quantum circuits. In Proceedings of the 39th Annual Design Automation Conference, New Orleans, LA, USA, 10–14 June 2002. [Google Scholar]
- Shende, V.V.; Prasad, A.K.; Patel, K.N.; Markov, I.L.; Hayes, J.P. Scalable simplification of reversible circuits. In Proceedings of the 12th International Workshop on Logic and Synthesis (IWLS’03), Laguna Beach, CA, USA, 28–30 May 2003. [Google Scholar]
- Miller, D.M.; Maslov, D.; Dueck, G.W. A transformation based algorithm for reversible logic synthesis. In Proceedings of the 40th Annual Design Automation Conference, Anaheim, CA, USA, 2–6 June 2003. [Google Scholar]
- Maslov, D.; Dueck, G.W.; Miller, D.M. Toffoli network synthesis with templates. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2005, 24, 807–817. [Google Scholar] [CrossRef] [Green Version]
- Maslov, D.; Dueck, G.W.; Miller, D.M. Fredkin: Toffoli templates for reversible logic synthesis. In Proceedings of the ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486), San Jose, CA, USA, 9–13 November 2003. [Google Scholar]
- Maslov, D.; Dueck, G.W.; Miller, D.M. Synthesis of Fredkin-Toffoli reversible networks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2005, 13, 765–769. [Google Scholar] [CrossRef] [Green Version]
- Maslov, D.; Dueck, G.W.; Miller, D.M. Simplification of Toffoli networks via templates. In Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003, Sao Paulo, Brazil, 8–11 September 2003. [Google Scholar]
- Maslov, D.; Dueck, G.W.; Miller, D.M. Techniques for the synthesis of reversible Toffoli networks. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 2007, 12, 42. [Google Scholar] [CrossRef] [Green Version]
- Maslov, D.; Dueck, G.W.; Miller, D.M.; Negrevergne, C. Quantum circuit simplification and level compaction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008, 27, 436–444. [Google Scholar] [CrossRef] [Green Version]
- Lu, L.; Li, R.; Guo, L.; Fu, Q. Maximal entanglement entanglement-assisted quantum codes constructed from linear codes. Quantum Inf. Process. 2014, 14, 165–182. [Google Scholar] [CrossRef]
- Saeedi, M.; Wille, R.; Drechsler, R. Synthesis of quantum circuits for linear nearest neighbor architectures. Quantum Inf. Process. 2010, 10, 355–377. [Google Scholar] [CrossRef] [Green Version]
- Arabzadeh, M.; Saeedi, M.; Zamani, M.S. Rule-based optimization of reversible circuits. In Proceedings of the 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), Taipei, Taiwan, 18–21 January 2010. [Google Scholar]
- Soeken, M.; Wille, R.; Dueck, G.W.; Drechsler, R. Window optimization of reversible and quantum circuits. In Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, Vienna, Austria, 14–16 April 2010. [Google Scholar]
- Abdessaied, N.; Soeken, M.; Wille, R.; Drechsler, R. Exact template matching using Boolean satisfiability. In Proceedings of the 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, Toyama, Japan, 22–24 May 2013. [Google Scholar]
- Rahman, M.M.; Dueck, G.W. Properties of quantum templates. In International Workshop on Reversible Computation; Springer: Berlin/Heidelberg, Germany, 2012. [Google Scholar]
- Bandyopadhyay, C.; Wille, R.; Drechsler, R.; Rahaman, H. Post Synthesis-Optimization of Reversible Circuit using Template Matching. In Proceedings of the 2020 24th International Symposium on VLSI Design and Test (VDAT), Bhubaneswar, India, 23–25 July 2020. [Google Scholar]
- Mohammadzadeh, N.; Zamani, M.S.; Sedighi, M. Auxiliary qubit selection: A physical synthesis technique for quantum circuits. Quantum Inf. Process. 2010, 10, 139–154. [Google Scholar] [CrossRef]
- Mohammadzadeh, N.; Zamani, M.S.; Sedighi, M. Improving latency of quantum circuits by gate exchanging. In Proceedings of the 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, Patras, Greece, 27–29 August 2009. [Google Scholar]
- Mirkhani, Z.; Mohammadzadeh, N. Physical synthesis of quantum circuits using templates. Quantum Inf. Process. 2016, 15, 4117–4135. [Google Scholar] [CrossRef]
- Mohammadzadeh, N.; Zamani, M.S.; Sedighi, M. Quantum circuit physical design methodology with emphasis on physical synthesis. Quantum Inf. Process. 2013, 13, 445–465. [Google Scholar] [CrossRef]
- Lin, C.-C.; Chakrabarti, A.; Jha, N.K. FTQLS: Fault-tolerant quantum logic synthesis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2013, 22, 1350–1363. [Google Scholar] [CrossRef]
- Brooks, S.; Morgan, B.J.T. Optimization Using Simulated Annealing. J. R. Stat. Soc. Ser. D 1995, 44, 241. [Google Scholar] [CrossRef]
# | Benchmarks | Qubits | Gates | Number of SWAP Gates | Run Time (ms) 2 | ||||
---|---|---|---|---|---|---|---|---|---|
Prior Physical Design Flow [11] | Our Physical Design Flow | Improvement (%) | Prior Physical Design Flow [11] | Our Physical Design Flow | Overhead (%) | ||||
1 | Adder-8 | 18 | 381 | 55 | 50 | 9.1 | 237 | 250 | 5.2 |
2 | Adder-16 | 34 | 757 | 107 | 93 | 13.1 | 289 | 306 | 5.6 |
3 | Adder-24 | 50 | 1133 | 147 | 126 | 14.3 | 290 | 310 | 6.5 |
4 | Adder-32 | 66 | 1509 | 193 | 160 | 17.1 | 295 | 317 | 6.9 |
5 | Adder-64 | 130 | 3013 | 385 | 304 | 21.0 | 2640 | 2850 | 7.4 |
6 | Qft7 | 7 | 104 | 15 | 13 | 13.3 | 12 | 12 | 0.0 |
7 | Qft8 | 8 | 135 | 16 | 13 | 18.8 | 15 | 15 | 0.0 |
8 | Qft9 | 9 | 170 | 25 | 20 | 20.0 | 18 | 19 | 5.3 |
9 | Qft10 | 10 | 209 | 28 | 21 | 25.0 | 26 | 28 | 7.1 |
10 | Grover6 | 7 | 3314 | 195 | 160 | 17.9 | 3020 | 3150 | 4.1 |
11 | Grover7 | 8 | 10,672 | 1326 | 1002 | 24.4 | 7540 | 8108 | 7.0 |
12 | Grover8 | 9 | 29,454 | 1508 | 1024 | 32.1 | 12,780 | 14,002 | 8.7 |
13 | Grover9 | 10 | 80,480 | 8415 | 4928 | 41.4 | 24,987 | 28,050 | 10.9 |
Average | 20.6 | 5.7 |
# | Benchmarks | Number of SWAP Gates | Run Time (ms) | ||||||
---|---|---|---|---|---|---|---|---|---|
Our Approach Based on Greedy | Our Approach Based on SA | Improvement (%) | SA/Greedy Ratio | Our Approach Based on Greedy | Our Approach Based on SA | Overhead (%) | SA/Greedy Ratio | ||
1 | Adder-8 | 50 | 50 | 0.0 | 1 | 250 | 580 | 132.0 | 2.3 |
2 | Adder-16 | 93 | 91 | 2.2 | 1.0 | 306 | 600 | 96.1 | 2.0 |
3 | Adder-24 | 126 | 123 | 2.4 | 1.0 | 310 | 780 | 151.6 | 2.5 |
4 | Adder-32 | 160 | 155 | 3.1 | 1.0 | 317 | 900 | 183.9 | 2.8 |
5 | Adder-64 | 304 | 295 | 3.0 | 1.0 | 2850 | 20,950 | 635.1 | 7.4 |
6 | Qft7 | 13 | 13 | 0.0 | 1.0 | 12 | 20 | 66.7 | 1.7 |
7 | Qft8 | 13 | 12 | 7.7 | 1.0 | 15 | 30 | 100.0 | 2.0 |
8 | Qft9 | 20 | 18 | 10.0 | 0.9 | 19 | 46 | 142.1 | 2.4 |
9 | Qft10 | 21 | 19 | 9.5 | 0.9 | 28 | 150 | 435.7 | 5.4 |
10 | Grover6 | 160 | 155 | 3.1 | 0.9 | 3150 | 30,270 | 861.0 | 9.6 |
11 | Grover7 | 1002 | 906 | 9.6 | 1.0 | 8108 | 100,704 | 1142.0 | 12.4 |
12 | Grover8 | 1024 | 995 | 2.8 | 0.9 | 14,002 | 193,509 | 1282.0 | 13.8 |
13 | Grover9 | 4928 | 4656 | 5.5 | 1.0 | 28,050 | 563,282 | 1908.1 | 20.1 |
Average | 4.5 | 1.0 | 548.9 | 6.49 |
Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations. |
© 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Hoseinimanesh, G.; Mohammadzadeh, N. A Transformation-Based Quantum Physical Synthesis Approach for Nearest-Neighbor Architectures. Quantum Rep. 2021, 3, 435-443. https://doi.org/10.3390/quantum3030028
Hoseinimanesh G, Mohammadzadeh N. A Transformation-Based Quantum Physical Synthesis Approach for Nearest-Neighbor Architectures. Quantum Reports. 2021; 3(3):435-443. https://doi.org/10.3390/quantum3030028
Chicago/Turabian StyleHoseinimanesh, Golriz, and Naser Mohammadzadeh. 2021. "A Transformation-Based Quantum Physical Synthesis Approach for Nearest-Neighbor Architectures" Quantum Reports 3, no. 3: 435-443. https://doi.org/10.3390/quantum3030028