Next Article in Journal
Fast Computation of Integrals with Fourier-Type Oscillator Involving Stationary Point
Next Article in Special Issue
A 2D Non-Linear Second-Order Differential Model for Electrostatic Circular Membrane MEMS Devices: A Result of Existence and Uniqueness
Previous Article in Journal
Reinterpretation of Multi-Stage Methods for Stiff Systems: A Comprehensive Review on Current Perspectives and Recommendations
Previous Article in Special Issue
Using a Time Delay Neural Network Approach to Diagnose the Out-of-Control Signals for a Multivariate Normal Process with Variance Shifts
Open AccessArticle

Efficient Pipelined Broadcast with Monitoring Processing Node Status on a Multi-Core Processor

School of Electrical and Electronic Engineering, Yonsei University, Seoul 03722, Korea
Mathematics 2019, 7(12), 1159; https://doi.org/10.3390/math7121159
Received: 12 November 2019 / Revised: 28 November 2019 / Accepted: 29 November 2019 / Published: 1 December 2019
This paper presents an efficient pipelined broadcasting algorithm with the inter-node transmission order change technique considering the communication status of processing nodes. The proposed method changes the transmission order for the broadcast operation based on the communication status of processing nodes. When a broadcast operation is received, a local bus checks the remaining pre-existing transmission data size of each processing node; it then transmits data according to the changed transmission order using the status information. Therefore, the synchronization time can be hidden for the remaining time, until the pre-existing data transmissions finish; as a result, the overall broadcast completion time is reduced. The simulation results indicated that the speed-up ratio of the proposed algorithm was up to 1.423, compared to that of the previous algorithm. To demonstrate physical implementation feasibility, the message passing engine (MPE) with the proposed broadcast algorithm was designed by using Verilog-HDL, which supports four processing nodes. The logic synthesis results with TSMC 0.18 μm process cell libraries show that the logic area of the proposed MPE is 2288.1 equivalent NAND gates, which is approximately 2.1% of the entire chip area. Therefore, performance improvement in multi-core processors is expected with a small hardware area overhead. View Full-Text
Keywords: broadcast; collective communication; pipelined broadcast; multi-core processor; message passing broadcast; collective communication; pipelined broadcast; multi-core processor; message passing
Show Figures

Figure 1

MDPI and ACS Style

Park, J. Efficient Pipelined Broadcast with Monitoring Processing Node Status on a Multi-Core Processor. Mathematics 2019, 7, 1159.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Search more from Scilit
 
Search
Back to TopTop