Next Article in Journal
RabbitRun: An Immersive Virtual Reality Game for Promoting Physical Activities Among People with Low Back Pain
Next Article in Special Issue
Improved Parallel Legalization Schemes for Standard Cell Placement with Obstacles
Previous Article in Journal / Special Issue
Development of a Transmission Line Model for the Thickness Prediction of Thin Films via the Infrared Interference Method
Open AccessFeature PaperArticle

A Preconditioned Iterative Approach for Efficient Full Chip Thermal Analysis on Massively Parallel Platforms

Department of Electrical & Computer Engineering, University of Thessaly, 38221 Volos, Greece
Helic Inc., 2350 Mission College Boulevard, Suite 495, Santa Clara, CA 95054, USA
Author to whom correspondence should be addressed.
This paper is an extended version of our paper published in the Proceedings of the 7th International Conference on Modern Circuit and System Technologies on Electronics and Communications (MOCAST 2018), Thessaloniki, Greece, 7–9 May 2018.
Technologies 2019, 7(1), 1;
Received: 1 November 2018 / Revised: 12 December 2018 / Accepted: 17 December 2018 / Published: 20 December 2018
(This article belongs to the Special Issue Modern Circuits and Systems Technologies on Electronics)
PDF [687 KB, uploaded 20 December 2018]


Efficient full-chip thermal simulation is among the most challenging problems facing the EDA industry today, especially for modern 3D integrated circuits, due to the huge linear systems resulting from thermal modeling approaches that require unreasonably long computational times. While the formulation problem, by applying a thermal equivalent circuit, is prevalent and can be easily constructed, the corresponding 3D equations network has an undesirable time-consuming numerical simulation. Direct linear solvers are not capable of handling such huge problems, and iterative methods are the only feasible approach. In this paper, we propose a computationally-efficient iterative method with a parallel preconditioned technique that exploits the resources of massively-parallel architectures such as Graphic Processor Units (GPUs). Experimental results demonstrate that the proposed method achieves a speedup of 2.2× in CPU execution and a 26.93× speedup in GPU execution over the state-of-the-art iterative method. View Full-Text
Keywords: thermal analysis; integrated circuits; electronic design automation thermal analysis; integrated circuits; electronic design automation

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Share & Cite This Article

MDPI and ACS Style

Floros, G.; Daloukas, K.; Evmorfopoulos, N.; Stamoulis, G. A Preconditioned Iterative Approach for Efficient Full Chip Thermal Analysis on Massively Parallel Platforms. Technologies 2019, 7, 1.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
Technologies EISSN 2227-7080 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top