Next Article in Journal
Thermal Stress Reduction of Power MOSFET with Dynamic Gate Voltage Control and Circulation Current Injection in Electric Drive Application
Next Article in Special Issue
SW-VHDL Co-Verification Environment Using Open Source Tools
Previous Article in Journal
A Cloudware Architecture for Collaboration of Multiple AGVs in Indoor Logistics: Case Study in Fabric Manufacturing Enterprises
Previous Article in Special Issue
Exploration of FPGA-Based Hardware Designs for QR Decomposition for Solving Stiff ODE Numerical Methods Using the HARP Hybrid Architecture
Article

FPGA-Based Solution for On-Board Verification of Hardware Modules Using HLS

School of Computer Science, University of Castilla-La Mancha, 13071 Ciudad Real, Spain
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(12), 2024; https://doi.org/10.3390/electronics9122024
Received: 24 September 2020 / Revised: 25 November 2020 / Accepted: 26 November 2020 / Published: 30 November 2020
(This article belongs to the Special Issue Recent Advances in Field-Programmable Logic and Applications)
High-Level Synthesis (HLS) tools provide facilities for the development of specialized hardware accelerators (HWacc). However, the verification stage is still the longest phase in the development life-cycle. Unlike in the software industry, HLS tools lack testing frameworks that could cover the whole design flow, especially the on-board verification stage of the generated RTL. This work introduces a framework for on-board verification of HLS-based modules by using reconfigurable systems and Docker containers with the aim to automate the verification process and preserve a clean testing environment, making the testbed reusable across different stages of the design flow. Moreover, our solution features a mechanism to check timing requirements of the HWacc. We have applied our solution to the C-kernels of the CHStone Benchmark on a Zedboard, in which the on-board verification process has been accelerated up to four times. View Full-Text
Keywords: Field-Programmable Gate Arrays (FPGA); high-level synthesis; on-board verification; testing; docker Field-Programmable Gate Arrays (FPGA); high-level synthesis; on-board verification; testing; docker
Show Figures

Figure 1

MDPI and ACS Style

Caba, J.; Rincón, F.; Barba, J.; de la Torre, J.A.; López, J.C. FPGA-Based Solution for On-Board Verification of Hardware Modules Using HLS. Electronics 2020, 9, 2024. https://doi.org/10.3390/electronics9122024

AMA Style

Caba J, Rincón F, Barba J, de la Torre JA, López JC. FPGA-Based Solution for On-Board Verification of Hardware Modules Using HLS. Electronics. 2020; 9(12):2024. https://doi.org/10.3390/electronics9122024

Chicago/Turabian Style

Caba, Julián, Fernando Rincón, Jesús Barba, José A. de la Torre, and Juan C. López 2020. "FPGA-Based Solution for On-Board Verification of Hardware Modules Using HLS" Electronics 9, no. 12: 2024. https://doi.org/10.3390/electronics9122024

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop