Next Article in Journal
Design and Implementation of an Accelerated Error Convergence Criterion for Norm Optimal Iterative Learning Controller
Next Article in Special Issue
An Approach of Feed-Forward Neural Network Throughput-Optimized Implementation in FPGA
Previous Article in Journal
Development and Experimental Analysis of a Fuzzy Grey Control System on Rapeseed Cleaning Loss
Previous Article in Special Issue
Accelerating Event Detection with DGCNN and FPGAs
Article

Entropy-Driven Adaptive Filtering for High-Accuracy and Resource-Efficient FPGA-Based Neural Network Systems

Department of Electrical and Electronics Engineering, Faculty of Engineering, University of Bristol, Bristol BS8 1TL, UK
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(11), 1765; https://doi.org/10.3390/electronics9111765
Received: 8 September 2020 / Revised: 19 October 2020 / Accepted: 20 October 2020 / Published: 23 October 2020
(This article belongs to the Special Issue Advanced AI Hardware Designs Based on FPGAs)
Binarized neural networks are well suited for FPGA accelerators since their fine-grained architecture allows the creation of custom operators to support low-precision arithmetic operations, and the reduction in memory requirements means that all the network parameters can be stored in internal memory. Although good progress has been made to improve the accuracy of binarized networks, it can be significantly lower than networks where weights and activations have multi-bit precision. In this paper, we address this issue by adaptively choosing the number of frames used during inference, exploiting the high frame rates that binarized neural networks can achieve. We present a novel entropy-based adaptive filtering technique that improves accuracy by varying the system’s processing rate based on the entropy present in the neural network output. We focus on using real data captured with a standard camera rather than using standard datasets that do not realistically represent the artifacts in video stream content. The overall design has been prototyped on the Avnet Zedboard, which achieved 70.4% accuracy with a full processing pipeline from video capture to final classification output, which is 1.9 times better compared to the base static frame rate system. The main feature of the system is that while the classification rate averages a constant 30 fps, the real processing rate is dynamic and varies between 30 and 142 fps, adapting to the complexity of the data. The dynamic processing rate results in better efficiency that simply working at full frame rate while delivering high accuracy. View Full-Text
Keywords: entropy adaptive filter; high-accuracy FPGA; resource-efficient FPGA; real time object recognition; software acceleration; low precision network entropy adaptive filter; high-accuracy FPGA; resource-efficient FPGA; real time object recognition; software acceleration; low precision network
Show Figures

Figure 1

MDPI and ACS Style

Kwan, E.Y.L.; Nunez-Yanez, J. Entropy-Driven Adaptive Filtering for High-Accuracy and Resource-Efficient FPGA-Based Neural Network Systems. Electronics 2020, 9, 1765. https://doi.org/10.3390/electronics9111765

AMA Style

Kwan EYL, Nunez-Yanez J. Entropy-Driven Adaptive Filtering for High-Accuracy and Resource-Efficient FPGA-Based Neural Network Systems. Electronics. 2020; 9(11):1765. https://doi.org/10.3390/electronics9111765

Chicago/Turabian Style

Kwan, Elim Y.L., and Jose Nunez-Yanez. 2020. "Entropy-Driven Adaptive Filtering for High-Accuracy and Resource-Efficient FPGA-Based Neural Network Systems" Electronics 9, no. 11: 1765. https://doi.org/10.3390/electronics9111765

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop