Next Article in Journal
Degradation Cost Analysis of Li-Ion Batteries in the Capacity Market with Different Degradation Models
Previous Article in Journal
Estimation of Web Proxy Response Times in Community Networks Using Matrix Factorization Algorithms
Open AccessFeature PaperArticle

Comparison of FPGA and Microcontroller Implementations of an Innovative Method for Error Magnitude Evaluation in Reed–Solomon Codes

Department of Engineering and Architecture, University of Parma, Parco Area delle Scienze, 181/A, 43124 Parma, Italy
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(1), 89; https://doi.org/10.3390/electronics9010089
Received: 23 October 2019 / Revised: 5 December 2019 / Accepted: 12 December 2019 / Published: 1 January 2020
(This article belongs to the Section Circuit and Signal Processing)
Reed–Solomon (RS) codes are one of the most used solutions for error correction logic in data communications. RS decoders are composed of several blocks: among them, many efforts have been made to optimize the error magnitude evaluation module. This paper aims to assess the performance of an innovative algorithm introduced in the literature by Lu et al. under different systems configurations and hardware platforms. Several configurations of the encoded message chosen between those typically used in different applications have been designed to be run on an FPGA (field programmable gate array) device and an MCU (microcontroller unit). The performances have been evaluated in terms of resource usage and output delay for the FPGA and in terms of code execution time for the MCU. As a benchmark in the analysis, the well-established Forney’s method is exploited: it has been implemented in the same configurations and on the same hardware platforms for a proper comparison. The results show that the theoretical finding are fully confirmed only in the MCU implementation, while on FPGA, the choice of one method with respect to the other depends on the optimization feature (i.e., time or area) that has been decided as a preference in the specific application. View Full-Text
Keywords: error correction codes; Reed–Solomon; embedded devices; FPGA; microcontroller error correction codes; Reed–Solomon; embedded devices; FPGA; microcontroller
Show Figures

Figure 1

MDPI and ACS Style

Bianchi, V.; Bassoli, M.; De Munari, I. Comparison of FPGA and Microcontroller Implementations of an Innovative Method for Error Magnitude Evaluation in Reed–Solomon Codes. Electronics 2020, 9, 89.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop