Next Article in Journal
Smartphone Camera-Based Optical Wireless Communication System: Requirements and Implementation Challenges
Next Article in Special Issue
Router-Integrated Cache Hierarchy Design for Highly Parallel Computing in Efficient CMP Systems
Previous Article in Journal
A Single-Stage LED Streetlight Driver with Soft-Switching and Interleaved PFC Features
Open AccessArticle

Intelligent Mapping Method for Power Consumption and Delay Optimization Based on Heterogeneous NoC Platform

Faculty of Information Technology, Beijing University of Technology, Beijing 100124, China
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(8), 912; https://doi.org/10.3390/electronics8080912
Received: 16 July 2019 / Revised: 5 August 2019 / Accepted: 14 August 2019 / Published: 19 August 2019
As integrated circuit processes become more advanced, feature sizes become smaller and smaller, and more and more processing cores and memory components are integrated on a single chip. However, the traditional bus-based System-on-Chip (SoC) communication is inefficient, has poor scalability, and cannot handle the communication tasks between the processing cores well. Network-on-chip (NoC) has become an important development direction in this field by virtue of its efficient transmission and scalability of data between multiple cores. The mapping problem is a hot spot in NoC's research field, and its mapping results will directly affect the power consumption, latency, and other properties of the chip. The mapping problem is a NP-hard problem, so how to effectively obtain low-power and low-latency mapping schemes becomes a research difficulty. Aiming at this problem, this paper proposes a two-populations-with-enhanced-initial-population based on genetic algorithm (TI_GA) task mapping algorithm based on an improved genetic algorithm from the two indexes of power consumption and delay. The quality of the initial individual is optimized in the process of constructing the population, so the quality of initial population is improved. In addition, a two-population genetic mechanism is added during the iterative process of the algorithm. The experimental results show that TI_GA is very effective for optimizing network power consumption and delay of heterogeneous multi-core. View Full-Text
Keywords: network-on-chip; mapping algorithms; power consumption; delay; genetic algorithms network-on-chip; mapping algorithms; power consumption; delay; genetic algorithms
Show Figures

Graphical abstract

MDPI and ACS Style

Fang, J.; Zong, H.; Zhao, H.; Cai, H. Intelligent Mapping Method for Power Consumption and Delay Optimization Based on Heterogeneous NoC Platform. Electronics 2019, 8, 912.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop