Next Article in Journal
Two-Bit Terahertz Encoder Realized by Graphene-Based Metamaterials
Previous Article in Journal
A Two-Degree-of-Freedom Cantilever-Based Vibration Triboelectric Nanogenerator for Low-Frequency and Broadband Operation
Previous Article in Special Issue
A Power Calculation Algorithm for Single-Phase Droop-Operated-Inverters Considering Linear and Nonlinear Loads HIL-Assessed
Open AccessFeature PaperArticle

Analysis of Resolution in Feedback Signals for Hardware-in-the-Loop Models of Power Converters

HCTLab Research Group, Autonomous University of Madrid, 28049 Madrid, Spain
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(12), 1527; https://doi.org/10.3390/electronics8121527
Received: 31 October 2019 / Revised: 3 December 2019 / Accepted: 7 December 2019 / Published: 12 December 2019
One of the main techniques for debugging power converters is hardware-in-the-loop (HIL), which is used for real-time emulation. Field programmable gate arrays (FPGA) are the most common design platforms due to their acceleration capability. In this case, the widths of the signals have to be carefully chosen to optimize the area and speed. For this purpose, fixed-point arithmetic is one of the best options because although the design time is high, it allows the personalization of the number of bits in every signal. The representation of state variables in power converters has been previously studied, however other signals, such as feedback signals, can also have a big influence because they transmit the value of one state variable to the rest, and vice versa. This paper presents an analysis of the number of bits in the feedback signals of a boost converter, but the conclusions can be extended to other power converters. The purpose of this work is to study how many bits are necessary in order to avoid the loss of information, but also without wasting bits. Errors of the state variables are obtained with different sizes of feedback signals. These show that the errors in each state variable have similar patterns. When the number of bits increases, the error decreases down to a certain number of bits, where an almost constant error appears. However, when the bits decrease, the error increases linearly. Furthermore, the results show that there is a direct relation between the number of bits in feedback signals and the inputs of the converter in the global error. Finally, a design criterion is given to choose the optimum width for each feedback signal, without wasting bits. View Full-Text
Keywords: hardware-in-the-loop; resolution; fixed-point; feedback; state variables hardware-in-the-loop; resolution; fixed-point; feedback; state variables
Show Figures

Figure 1

MDPI and ACS Style

Martínez-García, M.S.; de Castro, A.; Sanchez, A.; Garrido, J. Analysis of Resolution in Feedback Signals for Hardware-in-the-Loop Models of Power Converters. Electronics 2019, 8, 1527.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop