Next Article in Journal
Lightweight Attention-Based Architecture for Accurate Melanoma Recognition
Previous Article in Journal
HGNN-AS: Enhancing Hypergraph Neural Network for Node Classification Accuracy with Attention and Self-Attention
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Netlist-Aware Mixed-Cell-Height Legalization

The State Key Laboratory of Radio Frequency Heterogeneous Integration, Shenzhen University, Shenzhen 518060, China
*
Author to whom correspondence should be addressed.
Electronics 2025, 14(21), 4287; https://doi.org/10.3390/electronics14214287 (registering DOI)
Submission received: 29 September 2025 / Revised: 24 October 2025 / Accepted: 29 October 2025 / Published: 31 October 2025
(This article belongs to the Topic Advanced Integrated Circuit Design and Application)

Abstract

Mixed cell heights pose significant challenges to placement in large-scale integrated circuits. In particular, the heterogeneity of cells remarkably complicates the legalization of mixed-cell-height cells. To preserve the global placement results as much as possible, we propose to directly optimize the total displacement through l 1 -norm minimization. For illegal cells that extend beyond the chip boundaries, the netlist information of cells is taken into account and a mixed-integer programming model is employed to determine the optimal placement that minimizes the half-perimeter wirelength (HPWL) variation. This joint optimization strikes a balance between minimizing geometric displacement and HPWL, ensuring that the legalization process remains compact to achieve better placement performance. Experimental evaluations on mixed-cell-height benchmarks demonstrate that the proposed approach achieves smaller total displacement and notably lower HPWL variation within practical time limits compared with state-of-the-art legalization methods. Moreover, this work provides a scalable foundation for future extensions to three-dimensional (3D) IC placement legalization.

1. Introduction

In very-large-scale integration (VLSI) design, physical design is a crucial stage that translates a circuit’s logical representation into a manufacturable layout. It involves tasks such as placement [1], routing [2], clock tree synthesis [3], timing closure [4], and power optimization [5]. The main objective of physical design is to ensure that the circuit not only meets its functional requirements but also achieves optimal performance, power efficiency, and area utilization within the constraints of fabrication technology. The critical aspect of physical design is placement, which involves arranging the logical units of a circuit on the chip surface in a way that optimizes performance, power consumption, and area. In standard-cell-based design, placement not only needs to consider the relative positioning of the cells but also must integrate various factors such as timing, routing, and power to ensure the design meets all manufacturing and functional requirements.
In standard-cell design, custom-designed digital cells form the foundation of the standard-cell library [6]. These cells are carefully designed and optimized with specific physical and electrical characteristics, such as area, delay, power, and drive strength. Automated place-and-route tools rely on these standard-cell libraries to perform circuit layout and optimization. The goal is to reduce wire length, optimize timing performance, and meet power constraints within the limited chip area through effective placement. As technology nodes continue to shrink and design complexity increases, achieving efficient placement has become a crucial research area in chip design.
The placement process is typically divided into several key stages, including global placement, legalization [1], and detailed placement [7]. The primary goal of global placement is to roughly position all cells on the chip, leaving enough space for subsequent routing and optimization. In this stage, overlaps between cells are often overlooked, with the focus on minimizing wire length and overall chip area. Legalization ensures that all logic cells are placed within legal regions, with no overlaps, while adhering to design rules and manufacturing constraints. Detailed placement further refines the positions of the cells to minimize wire length, reduce congestion, and meet timing requirements.
Legalization is an important part of placement design in very-large-scale integration (VLSI) [1,8]. It is known that in the global placement, there are still a lot of undesired overlaps among cells. Hence, the purpose of legalization is to eliminate the overlaps while maintaining the solution of global placement as much as possible. In the previous studies, heuristic [9,10] and analytic algorithms are frequently utilized for legalization. Abacus [11] and Tetris [12] are two representative methods for single-height standard-cell legalization. Abacus is an effective approach based on quadratic programming and dynamic programming. Various variants of Tetris subdivides the layout into regions and perform Tetris in each region to prevent the large displacement observed with the original version.
The linear complementarity problem (LCP) has been considered in [13,14,15,16] to put the cells into the chip region by adding linear constraint that each cell’s x-coordinate must be greater than zero or within a specified range and use a Tetris-like method to make sure all cells are within the floorplan boundary. In [17], the LCP is transformed to a generalized absolute value equation. In [18], a highly efficient linear-time mixed-cell-height legalization approach that optimizes both the total cell displacement and the maximum cell displacement is presented. In [19], a window-based cell insertion technique and two post-processing network flow-based optimizations are proposed. A reinforcement learning-based method is used for legalization in [20] and power distribution network is utilized in [21]. Complex minimum width constraints and the fragmentation effect are considered in study [22] and vertical cell abutment constraint is considered in study [23]. An optimal region is proposed by S.Goto in [24]. In [25,26,27], mixed-integer programming (MIP) models have been used for assigning illegal cells to chip regions. Moreover, the minimal displacement has been adopted as a key metric for evaluating the performance of solutions in recent studies [11,16], and the legalization method in 2D placement can be used in 3D placement [28]. Nevertheless, minimizing the total displacement or the max displacement methods still suffer from some shortages. One is the ignorance of the information of the netlist. Another drawback is that minimizing the displacement will not minimize the half-perimeter wirelength (HPWL) variation when some cell displacements are so large that they are outside the fence. In this case, their best sites are occupied by other cells and the new sites have nothing to do with the original location.
In this paper, we address the legalization problem through a multi-stage approach. Firstly, in order to simplify the design, we move each cell to the nearest row to minimize the displacement in the vertical direction (y-coordinate). Then, we split each multi-cell-height cell into multiple single-cell-height cells and carry out an l 1 -norm minimization to eliminate the cell overlaps in each row. Next, we examine each row successively to identify the illegal cells that exceed the permitted boundaries and utilize a netlist-aware method to reduce the HPWL by mitigating the impact of illegal cells on the repositioned cells. Finally, the previously split multi-cell-height cells are recombined to complete the legalization process. The legalization framework in this work takes into account the balance between HPWL and the minimum total displacement, achieving better placement results. Experimental results demonstrate the advantages of the proposed method over existing solutions.

2. Problem Statement

Given a global placement solution with cell overlaps, the aim of legalization is to place the cells into rows and eliminate the overlaps while ensuring the final solution is closed to the solution of global placement as much as possible. Consider n cells, the objective function is given by
min x , y i = 1 n ( | x i x i | + | y i y i | ) ,
where x i ( y i ) represents the x-coordinate (y-coordinate) of the i-th smallest cell coordinate and x i ( y i ) is the initial x-coordinate (y-coordinate) obtained by the global placement. The optimization is performed under the constraints: (i) cells are placed in rows; (ii) cells are not overlapped; and (iii) cells are placed inside the chip region.
Note that the mixed-cell-height legalization problem (1) is NP-hard if the relative positions of the cells are not determined. However, by arranging the cells’ x-coordinates in an ascending order, then for each row, the legalization constraints (i) and (ii) can be written as
x j x k w k ,
where 1 k < j n and w k is the width of cell k. By doing so, the mixed-cell-height legalization problem can be formulated as a quadratic programming problem [16]. Instead of a single row as Abacus and Tetris, the mixed-cell-height legalization problem minimizes total displacement across the entire floorplan area. Since the exact row for the cell to be placed is uncertain, directly solving this problem would be time-consuming and challenging. Hence, it is beneficial to place all cells to the nearest row with minimum displacement.
However, after eliminating the overlaps, some cells may exceed the floorplan boundaries. Thus, we need to implement a certain measure to place the illegal cells to the available spaces within the chip region. In this work, the variation of the HPWL will be adopted for such purpose. Let Ψ = { ψ 1 , ψ 2 , , ψ m } be the set of all nets and p x , i ( p y , i ) be the x(y)-coordinate of the i-th cell’s pin, then the HPWL is determined as
HPWL = ψ Ψ ( max i , j ψ | p x , i p x , j | + max i , j ψ | p y , i p y , j | ) ,
and the HPWL variation is given by
Δ HPWL = HPWL legalized HPWL ,
where HPWL legalized is the HPWL corresponding to the placement after legalization (replacing the illegal cells).

3. Proposed Algorithm

In this section, we shall firstly introduce the algorithm flow. Next, the method of overlap elimination is described. Finally, the strategy to find suitable sites for illegal cells is developed.

3.1. Introduction of the Legalization Algorithm

The legalization algorithm is initialized by the global placement result with overlaps among the cells, and is implemented by the following steps: (1) row selection; (2) overlapped cells legalization; (3) netlist-aware available region filling; and (4) multi-height cells merging. More specifically, in order to place all the cells into rows and chip region without overlap, they are firstly arranged in a non-decreasing order according to their x-coordinates and placed into neighboring rows. Hence, the relative positions of the cells can be determined. On this basis, one can eliminate the overlaps among the cells. Due to the factors such as machine precision, boundary overflow beyond the chip region, and solution inaccuracies, some illegal cells may emerge. In such cases, we reposition them within the available chip region using the netlist-aware method which will be detailed in Section 3.3. Finally, multi-cell-height cells are merged.
The proposed method for netlist-aware mixed-cell-height legalization is outlined in Algorithm 1. More concretely, line 1 defines a set of illegal cells, denoted by O , and line 2 generates a non-decreasing order for the placement of cells. Lines 3–5 involve aligning all cells with the nearest row and updating their y-coordinates accordingly. Line 6 eliminates overlaps in each row, in accordance with the established x-coordinate sequence. Lines 7–11 devote to thoroughly examining each cell’s legality. For any illegal cell, it is added to the set O . Lines 12–15 address the remaining illegal cells by available region filling which takes the netlist information into account. The procedure will be detailed in Section 3.3. Line 16 merges the multi-cell-height cells, which have been split at the beginning.
Algorithm 1 Netlist-aware mixed-cell-height legalization
Input: Global placement result
1:
Define O as a set of illegal cells (initially empty)
2:
Organize the cells in non-decreasing order based on their x-coordinates
3:
for each cell do
4:
   y ← y-coordinate of the nearest row
5:
end for
6:
l 1 -norm-based overlapped cell legalization
7:
for each cell do
8:
   if cell is illegal then
9:
     put cell
10:
   end if
11:
end for
12:
Remove illegal cells from netlist and row
13:
for each cell in the set O  do
14:
   netlist-aware available region filling (see Section 3.3)
15:
end for
16:
Multi-cell-height cells merging
Output: Legalization result
In the proposed legalization algorithm, the core steps include the l 1 -norm-based overlapped cell legalization and the netlist-aware available region filling. In the following subsections, we will provide a detailed description of these two steps.

3.2. l 1 -Norm-Based Overlapped Cell Legalization

In order to simplify the design, we assign all cells to nearest row so that the total displacement in the y-direction can be minimized. Consequently, the single-cell-height legalization problem can be written as
min x i = 1 n | x i x i | s . t . x j x k w k , if 1 k < j n .
Instead of relaxing the objective function into a quadratic form, we directly reformulate the problem as an l 1 -norm minimization problem as
min x x x 1 , s . t . B x b ,
where B is a matrix with only two nonzero elements, i.e., 1 and 1, in each row. The size of B corresponds to the the number of constraints m and the number of cells n. For example, in Figure 1a, cells c 1 and c 3 are placed in row 1, and cells c 2 , c 4 , and c 5 in row 2, and we have
B = 1 0 1 0 0 0 1 0 1 0 0 0 0 1 1 .
Accordingly, we have b = [ w 1 , w 2 , w 4 ] T .
For the case of mixed-cell-height cells, as shown in Figure 1b, the model can be modified as
min x x x 1 , s . t . B x b , E x = 0 ,
where the matrix E contains only two non-zero entries 1 and 1 in each row. Suppose that there are r multi-cell-height cells, and their cell heights are h i , i = 1 , , r , then the number of rows in E is i = 1 r ( h i 1 ) and the number of columns is n + i = 1 r ( h i 1 ) . For example, in Figure 1b, cells c 2 and c 6 are two-cell-height cells, which must be split into two single-cell-height cells to accommodate the model (7), and we have
E = 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 1 .
In this work, the l 1 -norm minimization problems (6) and (7) are solved by using the Gurobi optimizer [29] owing to its high performance to tackle large-scale optimization problems.

3.3. Netlist-Aware Available Region Filling

It is worth noting that problems (6) and (7) may not lead to effective solutions, since some cells (e.g., cells c 1 and c 2 in Figure 2) may extend beyond the designated chip region. More specifically, if the left boundary constraints are considered and the right boundary constraints are ignored, or vice versa, it could result in the entire row of cells shifting. This may not only fail to ensure a better HPWL but also increase the number of cells exceeding the chip region in the opposite direction. If both left and right boundary constraints are considered simultaneously, a situation with no feasible solution may arise because the capacity of each row may be insufficient to accommodate the cells whose total area exceeds the available space.
In order to tackle the aforementioned problem and to minimize the displacement, existing designs used the Tetris-like method in [13,14,15,16] to place the cells beyond the chip region, like cells c 1 and c 2 in Figure 2, to the available space inside the chip region, as shown in Figure 3a. However, these sites may be outside the desired net. In fact, the expected sites for c 1 and c 2 , in terms of the minimum HPWL, should be the positions remarked by blue dashed rectangles. Furthermore, if there is no space available nearby, it becomes necessary to search for a more distant empty spot, as shown in Figure 3b. In this case, the HPWL will be considerably increased due to large displacements.
Motivated by these issues, in this work, the following tasks will be considered in our design: (1) Cells must be placed inside the chip region; (2) The HPWL should be minimized; (3) The impact of cell placement order on other nets should be minimized. To handle these tasks, a netlist-aware available region filling method is developed and an MIP model is employed. For task (1), it is easy to find an available space to place. For task (2), we take the netlist information into account to minimize the variation of HPWL. For task (3), the effectiveness of setting a reasonable placement order is notable.
Assuming that there are Q illegal cells beyond the chip region, we legalize them successively. In the q-th ( q = 1 , , Q ) step, let J q be the set of placed cells and I q be the set of candidate sites for the illegal cells. Moreover, denote by | J q | and | I q | be the number of placed cells and number of sites, respectively. For ( i , j ) I q × J q , 1 i | I q | and 0 j | J q | , the variable a j ∈ {0, 1} indicates whether the placed cell j is linked (denoted by a i j = 1 ) or not ( a i j = 0 ) by an illegal cell re-allocated to site i, according to the netlist information. Since each site can be placed one cell at most, l i is a binary variable that equals to one if and only if a cell is located at site i, and zero otherwise.
Following the above notations, let Δ HPWL q be the HPWL variation after legalizing the q-th illegal cell, then the following problem can be formulated as follows:
min l , a Δ HPWL q
s . t . i I q a i j = 1 , j J q ,
a i j l i , i I q , j J q ,
i I q l i = 1 ,
a i j { 0 , 1 } , i I q , j J q ,
l i { 0 , 1 } , i I q .
where the constraint (8b) ensures that each cell j J q is located to a candidate site i I q . Constraint (8c) prohibits allocations to candidate sites that are not chosen as potential sites: when l i = 0 (i.e., i I q ), a i j = 0 j J q , i.e., no placed cell can be assigned to the site.
To solve the problem which involves netlist information of the cells, we develop a netlist-aware available region filling method, as outlined in Algorithm 2, where c o s t h p , c o s t h p 1 , c o s t d , and c o s t d 1 stand for the value of HPWL, the updated HPWL, the value of distance to the initial location, and the updated distance, respectively, while P , P ( x , y ) , and T ( x , y ) denote the set of available sites, coordinate of each available site, and the coordinate of the chosen site, respectively.
Algorithm 2 Netlist-Aware Available Region Filling
Input: q-th illegal cell
1:
Define h as the row height of the q-th illegal cell
2:
Define J q as a set of cells already inside the chip region
3:
Define P = { P 1 , P 2 , } as a set of available sites in each row and P i ( x , y ) is the coordinate of site in the i-th row.
4:
if the height of cell is larger than 1 then
5:
   for each blank space in each row do
6:
     select the available sites for multi-cell-height illegal cell
7:
      P i ( x , y ) m a x { m i n { P i ( x , y ) , , P i + h ( x , y ) } }
8:
      P i ( x , y ) m i n { m a x { P i ( x , y ) , , P i + h ( x , y ) } }
9:
   end for
10:
end if
11:
c o s t h and c o s t d
12:
if  J q is not empty then
13:
   for each site P ( x , y ) in P  do
14:
     if  c o s t h p 1 < c o s t h p  then
15:
         c o s t h p c o s t h p 1 and T ( x , y ) P ( x , y )
16:
     end if
17:
   end for
18:
   Add illegal cell to netlist and row
19:
   return  T ( x , y )
20:
else if  J q is empty then
21:
   for each site P ( x , y ) in P  do
22:
     if  c o s t d 1 < c o s t d  then
23:
         c o s t d c o s t d 1 and T ( x , y ) P ( x , y )
24:
     end if
25:
   end for
26:
   Add illegal cell to netlist and row
27:
   return  T ( x , y )
28:
end if
Output:  T ( x , y ) Available site
In Algorithm 2, the input is an illegal cell and the output is the illegal cell’s chosen site. Line 1 defines h as the row height of the q-th illegal cell. Line 2 defines a set J q of the other cells within the chip region that are listed in the netlist, which initially includes the illegal cell. Line 3 is to search available sites within the chip region. As shown in Figure 4, the red dashed rectangles represent the candidate sites for the illegal cell. To optimize efficiency, the width of the illegal cell is used as the interval for the search sites, rather than the greatest common divisor (GCD) of all cell widths [25], which has a large number of candidate sites and costs much computation time, especially if not performed in a parallel and multi-core environment. For multi-cell-height cell, we first search each row’s candidate range using the method of single-cell-height cell candidate sites in line 4. Then, based on the multiple of the illegal cell’s row height, we select adjacent rows for interval merging, ultimately obtaining the candidate interval. Finally, the candidate sites for the illegal multi-cell-height cell can be obtained through interval splitting in lines 5–11, as shown in Figure 4. In each blank in each row, the rightmost site is the smallest site of the rightmost site in successive rows and the leftmost site is the biggest site of the leftmost site. When cells are removed from the netlist, the netlist may contain no cells. Lines 12–22 demonstrate how to find the optimal solution when the remaining netlist is not empty. Once the netlist has been fully processed, the HPWL is inevitably zero, rendering the use of HPWL as an objective function inapplicable. Lines 23–34 illustrate the method for determining the optimal position by minimizing displacement as the objective function, given that the remaining netlist is empty. The operations in lines 21 and 32 add relevant information of the illegal cell to the netlist and row, respectively. Failure to execute these operations may lead to errors during the calculation of the placement of subsequent illegal cells, as the selected site might be occupied by previously placed cells, and the calculation of HPWL might not consider the previously placed cells.

4. Netlist-Aware Available Region Filling

For legalization, the consideration of netlist information pertaining to the cells implies that the number of nets connected to the illegal cell will inevitably have a certain impact. In practice, we can categorize the illegal cells into the following scenarios:
Case 1: In Figure 5a, cell A is included in a single net, and there are already placed cells (≥1) within the chip region.
Case 2: In Figure 5b, cell A is included in multiple nets (>1), and unlike Case 1, the placement of cell A must consider the impact on these nets. Thus, the placement of such cells will have a greater impact on performance compared to the first scenario.
Case 3: In Figure 5c, different from the previous scenarios, the current region lacks placed cells associated with cell A, implying that the placement of cell A does not affect the HPWL performance. In this scenario, the positioning of cell A is not critical, and it can be placed as closely as possible to its original location to minimize displacement.
In what follows, we outline the sequence of the placement of illegal cells. First, we arrange the illegal cells in a descending order of the number of nets they are connected to. Next, if the illegal cells have the same number of connected nets, they are arranged in descending order of size. This method of arrangement sets the priority for placement based on the degree of impact that the illegal cells have on the HPWL. In this way, the placement priority of the illegal cells in Case 3 is the lowest. Given the limited selectable range for multi-cell-height cells, their placement priority is the highest. By setting this order, the impact of the placement sequence of cells on other cells is minimized as much as possible.
After legalization, as shown in Figure 6, we may obtain different placements, where the HPWL remains the same if the illegal cell A is placed at any one site within region R. However, different sites in region R have different effects on other nets. For instance, illegal A in Figure 6b has less effect on other nets than the case in Figure 6a, because illegal A is entirely within region R. Usually, the exact control of candidate site selection during legalization is difficult, and we cannot always achieve a solution as the case in Figure 6b unless some special site (e.g., the site has the same x-coordinate as the pin of the left cell in Figure 6b) can be chosen. Moreover, since all sites within region R have identical HPWL, it is hard to reach the solution as Figure 6b if the site as shown in Figure 6a has been found first.

5. The Remarks of l 1 -Norm-Based Overlapped Cell Legalization

The goal of legalization is to eliminate the overlap between cells while retaining the result of the global placement as much as possible. Therefore, in the legalization stage, the total displacement volume of the cell will be used as the performance evaluation indicator.
From the expressions of l 1 -norm and l 2 -norm, it can be seen that l 1 -norm allows major displacement to be concentrated in a few more suitable cells, thereby keeping the vast majority of cells almost stationary. The total displacement is smaller, which is more in line with the requirement of “retaining the global placement”. l 2 -norm will impose a heavy penalty for large displacement and allocate it to more cells, causing more cells to move.
The boundary conditions of the problem have been relaxed. The LCP method for comparison requires setting strict boundary conditions (a left boundary was set). In this work, no strict boundary conditions were set in this step. The reason is that the existence of the left boundary may make the cells close to the left boundary have stronger consistency in the movement direction (such as moving to the right simultaneously), thereby resulting in the final placement being far from the original placement position. This will lead to a significant increase in HPWL and total dispalcement.
The method for replacing cells that exceed the boundary: the method compared in this paper merely fills this part of the cells using the tetris-like method, without taking into account the netlist information of cells (such as the link between the cells beyond the boundary and the placed cells and the connection between the cells beyond the boundary), which are considered in this work.

6. Experimental Results

We use the benchmarks provided by the ICCAD-2015 contest [30] and the 2018 Initial-Detailed-Routing contest [31]. These benchmarks do not need to consider fence regions in the original benchmarks and are under consideration and exclusively consist of cells with a single row height. These benchmarks have different orders of magnitude in the number of cells, different floorplan sizes, different cell characteristics, and different densities. Density is an important indicator for measuring the degree to which a local area of the chip is occupied by standard cells, reflecting the relationship between area utilization and space congestion. These benchmarks also have different netlist information and placement characteristics. Selecting these benchmarks can well test the applicability of the method. The global placement results were generated using OpenROAD [32,33]. To evaluate the algorithm’s applicability with mixed-cell-height cells, we make the same modifications as [16] to create test benchmarks comprising both single-cell-height and multi-cell-height cells, thereby ensuring that there is sufficient space within the chip region to accommodate all cells. The benchmarks ended with “_md” in the tables are such modified versions. All experiments are conducted on a Windows workstation with Intel(R) Core(TM) i7-7700 3.60 GHz CPU and 16 GB memory.
Table 1 shows the overlapped cells legalization experiment results. In this table, “Density” refers to the density of the design, “GP HPWL” the wirelength of global placement result, “#S. Cell” the number of standard single-cell-height cells, and “#M. Cell” the number of multi-cell-height cells.
Table 2 and Table 3 give the experimental results of the entire legalization flow. In these tables, “% Δ HPWL(solving problem (7))” denotes the percentage change in HPWL relative to “GP HPWL” after solving (7), “Total Disp” represents the total displacement of all cells, and “Max Disp” gives the maximum displacement across all cells. “LG HPWL” represents the HPWL after legalization and “% Δ HPWL” indicates the increase in “LG HPWL” from the results of global placement.
The experimental results show that our method can achieve improved results on multiple benchmarks, fully demonstrating the applicability and effectiveness of this method for different placement characteristics, and also reflecting that this method can achieve a better balance in the optimization between HPWL and the total displacement of the cells. Our work achieves 18.4% smaller smaller HPWL increase rate after solving (7) compared to the LCP method and 51.1% smaller total displacement and 39% smaller maximum displacement compared to the Tetris-like method from Table 2. It is seen from Table 3 that, when all cells have been legalized, our work achieves 48.59% smaller HPWL increase rate and 10.23% smaller HPWL increase in “LG HPWL”. Since the double-cell-height cells in mixed-cell-height benchmarks are randomly chosen, their unpredictable positions maybe lead to substantial variations in HPWL post-legalization. The results of some benchmarks have a relatively large gap, which may be related to the density, placement size, and number of cells of the benchmarks. These factors lead to the fact that some rows may have a large number of cells, and the strict boundary conditions in the LCP method cause these cells to be far from their original positions. Figure 7 shows the global placement result of the benchmark fft_2_md, and Figure 8 provides a comparison of the legalization results that only include standard cells between our method and the LCP method. Figure 9a illustrates the legalization result of the benchmark fft_2_md, and the partial zoom-in result from Figure 9a is presented in Figure 9b.

7. Conclusions

In this work, we have presented a mixed-cell-height standard-cells legalization algorithm. To maximize the preservation of the results from the global placement, we proposed to directly optimize the total displacement. Moreover, to ensure that all the cells are placed inside the chip region, we proposed an algorithm to minimize the HPWL increase based on the existing placement and obtained improved results. Experimental results have shown the effectiveness and superiority of the proposed approach, achieving at least a 4% improvement in the final legalized placement performance in multiple benchmarks. Optimization of HPWL directly affects routing complexity and timing performance, while reducing total cell displacement helps lower power consumption and enhance layout stability. Furthermore, in the context of 3D chip design, the scalability and portability of the legalization method become increasingly important. The portability of legalization method across different 3D chip configurations and technologies will be key to ensuring the continued scalability and practical application of VLSI design principles in the future of 3D ICs.

Author Contributions

Conceptualization, T.L. and B.L.; methodology, T.L. and W.C.; software, T.L.; validation, T.L. and W.C.; formal analysis, B.L.; investigation, W.C. and B.L.; resources, B.L.; data curation, T.L.; writing—original draft preparation, T.L.; writing—review and editing, W.C. and B.L.; visualization, T.L.; supervision, B.L.; project administration, B.L.; funding acquisition, B.L. All authors have read and agreed to the published version of the manuscript.

Funding

This research was funded by State Key Laboratory of Ratio Frequency Heterogeneous Integration (Independent Scientific Research Program No. 2025010).

Data Availability Statement

These data were derived from the following resources available in the public domain: ICCAD-2015, ISPD-2018 contest, https://www.iccad-contest.org/2015 and https://www.ispd.cc/contests/18/index.html (all accessed on 1 September 2025). The original contributions presented in this study are included in the article. Further inquiries can be directed to the authors. The raw data supporting the conclusions of this article will be made available by the authors on request.

Conflicts of Interest

The authors declare no conflicts of interest.

References

  1. Qiu, Y.; Xing, Y.; Zheng, X.; Gao, P.; Cai, S.; Xiong, X. Progress of Placement Optimization for Accelerating VLSI Physical Design. Electronics 2023, 12, 337. [Google Scholar] [CrossRef]
  2. Li, L.; Cai, Y.; Zhou, Q. A survey on machine learning-based routing for VLSI physical design. Integration 2022, 86, 51–56. [Google Scholar] [CrossRef]
  3. Wu, J.; Ni, C.; Wang, H.; Chen, J. Graph Neural Networks for Efficient Clock Tree Synthesis Optimization in Complex SoC Designs. Appl. Comput. Eng. 2025, 150, 101–111. [Google Scholar] [CrossRef]
  4. Li, Z.; Chen, B.; Wang, W.; Lv, H.; Lv, Q.; Chen, J.; Wang, Y.; Li, J.; Zhang, C. A Method for Synthesizing Ultra-Large-Scale Clock Trees. Algorithms 2025, 18, 249. [Google Scholar] [CrossRef]
  5. Murali, S.L. Artificial Intelligence in VLSI Physical Design of Circuits to Optimize Power, Performance and Area (PPA). Int. Res. J. Eng. Technol. 2024, 11, 266–271. [Google Scholar]
  6. Abdollahi, M.; Yeganli, S.F.; Baharloo, M.; Baniasadi, A. Hardware Design and Verification with Large Language Models: A Scoping Review, Challenges, and Open Issues. Electronics 2025, 14, 120. [Google Scholar] [CrossRef]
  7. Liu, Y.; Zhou, H.; Wang, J.; Yang, F.; Zeng, X.; Shang, L. The Power of Graph Signal Processing for Chip Placement Acceleration. In Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design (ICCAD ’24), Newark, NJ, USA, 27–31 October 2024; ACM: New York, NY, USA, 2025. [Google Scholar]
  8. Jeong, J.; Kim, T. Placement legalization for heterogeneous cells of non-integer multiple-heights. Integration 2024, 97, 102177. [Google Scholar] [CrossRef]
  9. Chow, W.K.; Pui, C.W.; Young, E.F.Y. Legalization algorithm for multiple-row height standard cell design. In Proceedings of the 53rd Annual Design Automation Conference (DAC ’16), Austin, TX, USA, 5–9 June 2016. [Google Scholar]
  10. Wang, C.H.; Wu, Y.Y.; Chen, J.; Chang, Y.W.; Kuo, S.Y.; Zhu, W.; Fan, G. An effective legalization algorithm for mixed-cell-height standard cells. In Proceedings of the 22nd Asia and South Pacific Design Automation Conference, Chiba, Japan, 16–19 January 2017; ACM: New York, NY, USA, 2017; pp. 450–455. [Google Scholar]
  11. Spindler, P.; Schlichtmann, U.; Johannes, F.M. Abacus: Fast legalization of standard cell circuits with minimal movement. In Proceedings of the International Symposium on Physical Design, Portland, OR, USA, 13–16 April 2008; pp. 47–53. [Google Scholar]
  12. Hill, D. Method and System for High Speed Detailed Placement of Cells Within Integrated Circuit Designs. U.S. Patent US6370673B1, 9 April 2002. [Google Scholar]
  13. Chen, J.; Zhu, Z.; Zhu, W.; Yao-Wen, C. A Robust Modulus-Based Matrix Splitting Iteration Method for Mixed-Cell-Height Circuit Legalization. ACM Trans. Des. Autom. Electron. Syst. 2020, 26, 15. [Google Scholar] [CrossRef]
  14. Chen, J.; Lin, Z.; Xie, Y.; Zhu, W.; Chang, Y.W. Mixed-Cell-Height Placement With Complex Minimum-Implant-Area Constraints. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2022, 41, 4639–4652. [Google Scholar] [CrossRef]
  15. Wen, Y.; Zhu, B.; Lin, Z.; Chen, J. Effective Analytical Placement for Advanced Hybrid-Row-Height Circuit Designs. In Proceedings of the 29th Asia and South Pacific Design Automation Conference, Incheon, Republic of Korea, 22–25 January 2024; pp. 300–305. [Google Scholar]
  16. Zhu, Z.; Chen, J.; Zhu, W.; Chang, Y.W. Mixed-Cell-Height Legalization Considering Technology and Region Constraints. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2020, 39, 5128–5141. [Google Scholar] [CrossRef]
  17. Zhou, C.; Cao, Y.; Shi, Q.; Wang, L.; Wen, X. A Robust Newton Iteration Method for Mixed-Cell-Height Circuit Legalization Under Technology and Region Constraints. ACM Trans. Des. Autom. Electron. Syst. 2024, 29, 96. [Google Scholar] [CrossRef]
  18. Wu, C.H.; Mak, W.K.; Chu, C. Linear-time Mixed-Cell-Height Legalization for Minimizing Maximum Displacement. In Proceedings of the International Symposium on Physical Design, Virtual Event, 27–30 March 2022; pp. 211–218. [Google Scholar]
  19. Li, H.; Chow, W.K.; Chen, G.; Yu, B.; Young, E.F. Pin-Accessible Legalization for Mixed-Cell-Height Circuits. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2022, 41, 143–154. [Google Scholar] [CrossRef]
  20. Gu, H.; Gu, J.; Peng, K.; Zhu, Z.; Xu, N.; Geng, X.; Yang, J. LAMPlace: Legalization-Aided Reinforcement Learning-Based Macro Placement for Mixed-Size Designs With Preplaced Blocks. IEEE Trans. Circuits Syst. II Exp. Briefs 2024, 71, 3770–3774. [Google Scholar] [CrossRef]
  21. Hyun, D.; Lee, W.; Park, J.; Shin, Y. Integrated Power Distribution Network Synthesis for Mixed Macro Blocks and Standard Cells. IEEE Trans. Circuits Syst. II Exp. Briefs 2023, 70, 2211–2215. [Google Scholar] [CrossRef]
  22. Zhu, Z.; Huang, Z.; Yang, P.; Zhu, W.; Chen, J.; Zhou, H.; Dong, S. Mixed-cell-height legalization considering complex minimum width constraints and half-row fragmentation effect. Integration 2020, 71, 1–10. [Google Scholar] [CrossRef]
  23. Huang, T.P.; Fang, S.Y. Practical Mixed-Cell-Height Legalization Considering Vertical Cell Abutment Constraint. In Proceedings of the 2024 International Symposium on Physical Design (ISPD ’24), Taipei, Taiwan, 12–15 March 2024; ACM: New York, NY, USA, 2024; pp. 151–159. [Google Scholar]
  24. Goto, S. An efficient algorithm for the two-dimensional placement problem in electrical circuit layout. IEEE Trans. Circuits Syst. 1981, 28, 12–18. [Google Scholar] [CrossRef]
  25. Cauley, S.; Balakrishnan, V.; Hu, Y.C.; Koh, C.K. A parallel branch-and-cut approach for detailed placement. ACM Trans. Des. Autom. Electron. Syst. 2011, 16, 18. [Google Scholar] [CrossRef]
  26. Li, S.; Koh, C.K. Mixed integer programming models for detailed placement. In Proceedings of the ACM International Symposium on Physical Design, Austin, TX, USA, 16–19 March 2012; ACM: New York, NY, USA, 2012; pp. 87–94. [Google Scholar]
  27. Li, S.; Koh, C.k. MIP-based detailed placer for mixed-size circuits. In Proceedings of the International Symposium on Physical Design, Petaluma, CA, USA, 30 March–2 April 2014; ACM: New York, NY, USA, 2014; pp. 11–18. [Google Scholar]
  28. Zhao, Y.; Liao, P.; Yu, B. 3D-Flow: Flow-based Standard Cell Legalization for 3D ICs. In Proceedings of the 2025 62nd ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 22–25 June 2025; pp. 1–7. [Google Scholar]
  29. Gurobi Optimization, LLC. Gurobi Optimizer Reference Manual; Gurobi Optimization, LLC: Beaverton, OR, USA, 2024. [Google Scholar]
  30. Kim, M.C.; Hu, J.; Li, J.; Viswanathan, N. ICCAD-2015 CAD contest in incremental timing-driven placement and benchmark suite. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design, Austin, TX, USA, 2–6 November 2015; pp. 921–926. [Google Scholar]
  31. Mantik, S.; Posser, G.; Chow, W.K.; Ding, Y.; Liu, W.H. ISPD 2018 Initial Detailed Routing Contest and Benchmarks. In Proceedings of the International Symposium on Physical Design, Monterey, CA, USA, 25–28 March 2018; ACM: New York, NY, USA, 2018; pp. 140–143. [Google Scholar]
  32. Cheng, C.K.; Kahng, A.B.; Kang, I.; Wang, L. RePlAce: Advancing Solution Quality and Routability Validation in Global Placement. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2019, 38, 1717–1730. [Google Scholar] [CrossRef]
  33. Lu, J.; Zhuang, H.; Chen, P.; Chang, H.; Chang, C.C.; Wong, Y.C.; Sha, L.; Huang, D.; Luo, Y.; Teng, C.C.; et al. ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2015, 34, 685–698. [Google Scholar] [CrossRef]
Figure 1. Illustration of the placements with (a) single-cell-height and (b) double-cell-height cells.
Figure 1. Illustration of the placements with (a) single-cell-height and (b) double-cell-height cells.
Electronics 14 04287 g001
Figure 2. Illustration of placements with cells located outside the chip region. (a) Global placement, and (b) after overlapped cell legalization.
Figure 2. Illustration of placements with cells located outside the chip region. (a) Global placement, and (b) after overlapped cell legalization.
Electronics 14 04287 g002
Figure 3. Site candidates for c 1 and c 2 . (a) The difference between the chosen sites and expected sites. (b) More distant sites.
Figure 3. Site candidates for c 1 and c 2 . (a) The difference between the chosen sites and expected sites. (b) More distant sites.
Electronics 14 04287 g003
Figure 4. Available sites for double-cell-height cell.
Figure 4. Available sites for double-cell-height cell.
Electronics 14 04287 g004
Figure 5. Nets for the target cell. The red dashed rectangle is the net of the legalized cells. (a) Target cell is linked to only one net. (b) Target cell is linked to multiple nets. (c) No net includes the target cell.
Figure 5. Nets for the target cell. The red dashed rectangle is the net of the legalized cells. (a) Target cell is linked to only one net. (b) Target cell is linked to multiple nets. (c) No net includes the target cell.
Electronics 14 04287 g005
Figure 6. Selected site for cell A after legalization. The red dashed rectangle is the net containing cell in region R. (a) Cell A is not entirely within region R. (b) Cell A is entirely within region R.
Figure 6. Selected site for cell A after legalization. The red dashed rectangle is the net containing cell in region R. (a) Cell A is not entirely within region R. (b) Cell A is entirely within region R.
Electronics 14 04287 g006
Figure 7. The result of global placement.
Figure 7. The result of global placement.
Electronics 14 04287 g007
Figure 8. Legalization comparion on fft_2_md benchmark.
Figure 8. Legalization comparion on fft_2_md benchmark.
Electronics 14 04287 g008
Figure 9. Legalization and details of proposed method on fft_2_md benchmark.
Figure 9. Legalization and details of proposed method on fft_2_md benchmark.
Electronics 14 04287 g009
Table 1. The information of benchmarks.
Table 1. The information of benchmarks.
GP
BenchmarkDensityHPWL (m)#S. Cell#M. Cell
fft_10.840.82532,2810
fft_20.50.38232,2810
perf_10.911.103112,6440
mult_10.813.410155,3250
ispd18_test10.860.10188790
fft_1_md0.840.82530,3621919
fft_2_md0.50.38230,3621919
perf_1_md0.911.103104,1598485
mult_1_md0.813.410152,6322693
Table 2. Overlapped cells legalization experimental results. * Bolded values highlight the better method.
Table 2. Overlapped cells legalization experimental results. * Bolded values highlight the better method.
% Δ HPWL (Solving Problem (7))Max Disp (nm)Total Disp (cm)
BenchmarkLCPOursTetris-likeOursTetris-likeOurs
fft_16.1025.40629,19717,4725.5774.815
fft_25.936.09824986092.031.94
perf_112.5410.9323,73620,47517.3414.76
mult_17.237.1324,89424,78028.2827.35
ispd18_test151.26037.572346,809203,89216.2410.92
fft_1_md14.209.0949,78628,48547.8619.61
fft_2_md5.7785.947763975502.122.01
perf_1_md28.7725.90112,64457,684490.9209.0
mult_1_md13.78210.78576,34645,282108.661.18
Average16.17713.20675,47846,02579.8839.06
Table 3. Final legalization experimental results. * Bolded values highlight the better method.
Table 3. Final legalization experimental results. * Bolded values highlight the better method.
% Δ HPWLLG HPWL (dm)RT (s)
BenchmarkTetris-likeOursTetris-likeOurs
fft_16.236.038.788.742.34
fft_25.936.0864.0504.0563.38
perf_112.7711.3512.4412.283.18
mult_17.247.1336.5736.534.55
ispd18_test148.6833.761.631.473.3
fft_1_md27.2113.9910.499.409.09
fft_2_md5.785.944.044.042.44
perf_1_md171.9658.6430.0117.5917.28
mult_1_md15.5912.1839.4238.2581.67
Average33.5217.2316.3814.7014.13
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Share and Cite

MDPI and ACS Style

Liang, T.; Chen, W.; Liao, B. Netlist-Aware Mixed-Cell-Height Legalization. Electronics 2025, 14, 4287. https://doi.org/10.3390/electronics14214287

AMA Style

Liang T, Chen W, Liao B. Netlist-Aware Mixed-Cell-Height Legalization. Electronics. 2025; 14(21):4287. https://doi.org/10.3390/electronics14214287

Chicago/Turabian Style

Liang, Taihua, Weijie Chen, and Bin Liao. 2025. "Netlist-Aware Mixed-Cell-Height Legalization" Electronics 14, no. 21: 4287. https://doi.org/10.3390/electronics14214287

APA Style

Liang, T., Chen, W., & Liao, B. (2025). Netlist-Aware Mixed-Cell-Height Legalization. Electronics, 14(21), 4287. https://doi.org/10.3390/electronics14214287

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop