Next Article in Journal
Forecasting of Photovoltaic Power by Means of Non-Linear Auto-Regressive Exogenous Artificial Neural Network and Time Series Analysis
Next Article in Special Issue
Sensorless Control of PMSM Based on Backstepping-PSO-Type Controller and ESO-Type Observer Using Real-Time Hardware
Previous Article in Journal
Design of Dual Ultra–Wideband Band–Pass Filter Using Stepped Impedance Resonator λg/4 Short Stubs and T–Shaped Band-Stop Filter
Previous Article in Special Issue
Single-Shunt Three-Phase Current Measurement for a Three-Level Inverter Using a Modified Space-Vector Modulation
 
 
Article

Evaluation of the Different Numerical Formats for HIL Models of Power Converters after the Adoption of VHDL-2008 by Xilinx

HCTLab Research Group, Universidad Autónoma de Madrid, 28049 Madrid, Spain
*
Author to whom correspondence should be addressed.
Academic Editors: Miro Milanovic, Enric Vidal Idiarte and Eric Monmasson
Electronics 2021, 10(16), 1952; https://doi.org/10.3390/electronics10161952
Received: 21 July 2021 / Revised: 10 August 2021 / Accepted: 11 August 2021 / Published: 13 August 2021
Hardware in the loop is a widely used technique in power electronics, allowing to test and debug in real time (RT) at a low cost. In this context, field-programmable gate arrays (FPGAs) play an important role due to the high-speed requirements of RT simulations, in which area optimization is also crucial. Both characteristics, area and speed, are affected by the numerical formats (NFs) and their rounding modes. Regarding FPGAs, Xilinx is one of the largest manufacturers in the world, offering Vivado as its main design suite, but it was not until the release of Vivado 2020.2 that support for the IEEE NF libraries of VHDL-2008 was included. This work presents an exhaustive evaluation of the performance of Vivado 2020.2 in terms of area and speed using the native IEEE libraries of VHDL-2008 regarding NF. Results show that even though fixed-point NFs optimize area and speed, if a user prefers the use of floating-point NFs, with this new release, it can be synthesized—which could not be done in previous versions of Vivado. Although support for the native IEEE libraries of VHDL-2008 was included in Vivado 2020.2, it still lacks some issues regarding NF conversion during synthesis while support for simulation is not yet included. View Full-Text
Keywords: power electronics; HIL; hardware design; real-time simulation; FPGA; VHDL power electronics; HIL; hardware design; real-time simulation; FPGA; VHDL
Show Figures

Figure 1

MDPI and ACS Style

Cirugeda-Roldán, E.M.; Martínez-García, M.S.; Sanchez, A.; de Castro, A. Evaluation of the Different Numerical Formats for HIL Models of Power Converters after the Adoption of VHDL-2008 by Xilinx. Electronics 2021, 10, 1952. https://doi.org/10.3390/electronics10161952

AMA Style

Cirugeda-Roldán EM, Martínez-García MS, Sanchez A, de Castro A. Evaluation of the Different Numerical Formats for HIL Models of Power Converters after the Adoption of VHDL-2008 by Xilinx. Electronics. 2021; 10(16):1952. https://doi.org/10.3390/electronics10161952

Chicago/Turabian Style

Cirugeda-Roldán, Eva M., María Sofía Martínez-García, Alberto Sanchez, and Angel de Castro. 2021. "Evaluation of the Different Numerical Formats for HIL Models of Power Converters after the Adoption of VHDL-2008 by Xilinx" Electronics 10, no. 16: 1952. https://doi.org/10.3390/electronics10161952

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop