Next Article in Journal
Characterization of an ISFET with Built-in Calibration Registers through Segmented Eight-Bit Binary Search in Three-Point Algorithm Using FPGA
Previous Article in Journal
Starting Framework for Analog Numerical Analysis for Energy-Efficient Computing
Previous Article in Special Issue
Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer
Open AccessEditorial

A Summary of the Special Issue “Emerging Network-on-Chip Architectures for Low Power Embedded Systems”

DIEEI, University of Catania, v.le A. Doria 6, Catania, Italy
J. Low Power Electron. Appl. 2017, 7(3), 18; https://doi.org/10.3390/jlpea7030018
Received: 20 June 2017 / Revised: 26 June 2017 / Accepted: 26 June 2017 / Published: 29 June 2017
(This article belongs to the Special Issue Emerging Network-on-Chip Architectures for Low Power Embedded Systems)
Note: In lieu of an abstract, this is an excerpt from the first page.

The International Technology Roadmap for Semiconductors [1] foresees that the number of processing elements that will be integrated into a system-on-chip will be on the order of thousands by 2020.[...] View Full-Text
MDPI and ACS Style

Patti, D. A Summary of the Special Issue “Emerging Network-on-Chip Architectures for Low Power Embedded Systems”. J. Low Power Electron. Appl. 2017, 7, 18.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop