Next Article in Journal
SoC Hardware Implementation of Real-Time Video Segmentation based on the Mixture of Gaussian Algorithm
Next Article in Special Issue
Flexible, Scalable and Energy Efficient Bio-Signals Processing on the PULP Platform: A Case Study on Seizure Detection
Previous Article in Journal
A General-Purpose Graphics Processing Unit (GPGPU)-Accelerated Robotic Controller Using a Low Power Mobile Platform
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2017, 7(2), 11;

Ultra Low Energy FDSOI Asynchronous Reconfiguration Network for Adaptive Circuits

University Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France
This paper is an extended version of our paper published inS. Chairat, E. Beigne, F. Berthier, I. Miro-Panades and M. Belleville, “Ultra low energy FDSOI asynchronous reconfiguration network for an IoT wireless sensor network node,” 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Burlingame, CA, USA, 2016, pp. 1–3.
Author to whom correspondence should be addressed.
Academic Editors: David Bol and Steven A. Vitale
Received: 2 March 2017 / Revised: 29 April 2017 / Accepted: 4 May 2017 / Published: 11 May 2017
(This article belongs to the Special Issue Selected Papers from IEEE S3S Conference 2016)
Full-Text   |   PDF [1899 KB, uploaded 11 May 2017]   |  


This paper introduces a plug-and-play on-chip asynchronous communication network aimed at the dynamic reconfiguration of a low-power adaptive circuit such as an internet of things (IoT) system. By using a separate communication network, we can address both digital and analog blocks at a lower configuration cost, increasing the overall system power efficiency. As reconfiguration only occurs according to specific events and has to be automatically in stand-by most of the time, our design is fully asynchronous using handshake protocols. The paper presents the circuit’s architecture, performance results, and an example of the reconfiguration of frequency locked loops (FLL) to validate our work. We obtain an overall energy per bit of 0.07 pJ/bit for one stage, in a 28 nm Fully Depleted Silicon On Insulator (FDSOI) technology at 0.6 V and a 1.1 ns/bit latency per stage. View Full-Text
Keywords: on-chip communication network; adaptive blocks; asynchronous design on-chip communication network; adaptive blocks; asynchronous design

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Share & Cite This Article

MDPI and ACS Style

Chairat, S.; Beigne, E.; Miro-Panades, I.; Belleville, M. Ultra Low Energy FDSOI Asynchronous Reconfiguration Network for Adaptive Circuits . J. Low Power Electron. Appl. 2017, 7, 11.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics



[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top