Next Article in Journal
The Art of Directly Interfacing Sensors to Microcontrollers
Previous Article in Journal
A Multi-Channel Low-Power System-on-Chip for in Vivo Recording and Wireless Transmission of Neural Spikes
Open AccessArticle

Power Scalable Radio Receiver Design Based on Signal and Interference Condition

1
Signal Processing Lab, KTH Royal Institute of Technology, SE-100 44 Stockholm, Sweden
2
ECE Department, Indian Institute of Science, Bangalore 560 012, India
*
Author to whom correspondence should be addressed.
J. Low Power Electron. Appl. 2012, 2(4), 242-264; https://doi.org/10.3390/jlpea2040242
Received: 10 August 2012 / Revised: 4 October 2012 / Accepted: 15 October 2012 / Published: 23 October 2012
A low power adaptive digital baseband architecture is presented for a low-IF receiver of IEEE 802.15.4-2006. The digital section’s sampling frequency and bit width are used as knobs to reduce the power under favorable signal and interference scenarios, thus recovering the design margins introduced to handle the worst case conditions. We show that in a 0.13 μm CMOS technology, for an adaptive digital baseband section of the receiver, power saving can be up to 85% (0.49mW against 3.3mW) in favorable interference and signal conditions. The proposed concepts in the design are tested using a receiver test setup where the design is hosted on a FPGA. View Full-Text
Keywords: adaptive receiver; low power; receiver algorithms; packet based communication; sampling clock; word-length adaptive receiver; low power; receiver algorithms; packet based communication; sampling clock; word-length
Show Figures

Figure 1

MDPI and ACS Style

Dwivedi, S.; Amrutur, B.; Bhat, N. Power Scalable Radio Receiver Design Based on Signal and Interference Condition. J. Low Power Electron. Appl. 2012, 2, 242-264.

Show more citation formats Show less citations formats

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Back to TopTop