Next Article in Journal
Air Condition’s PID Controller Fine-Tuning Using Artificial Neural Networks and Genetic Algorithms
Next Article in Special Issue
ASIR: Application-Specific Instruction-Set Router for NoC-Based MPSoCs
Previous Article in Journal
A New Strategy for Energy Saving in Spectrum-Sliced Elastic Optical Networks
Previous Article in Special Issue
Mixed Cryptography Constrained Optimization for Heterogeneous, Multicore, and Distributed Embedded Systems
Article Menu
Issue 2 (June) cover image

Export Article

Open AccessArticle
Computers 2018, 7(2), 31; https://doi.org/10.3390/computers7020031

Hardware-Assisted Secure Communication in Embedded and Multi-Core Computing Systems

1
Department of Electrical Engineering, COMSATS Institute of Information Technology, 54000 Lahore, Pakistan
2
Department of Computer Science and Information Systems, California State University San Marcos, San Marcos, CA 92096, USA
3
School of Mathematical and Computer Sciences, Heriot-Watt University, Edinburgh EH14 4AS, UK
*
Author to whom correspondence should be addressed.
Received: 16 April 2018 / Revised: 7 May 2018 / Accepted: 12 May 2018 / Published: 15 May 2018
(This article belongs to the Special Issue Multi-Core Systems-On-Chips Design and Optimization)
Full-Text   |   PDF [5208 KB, uploaded 15 May 2018]   |  

Abstract

With the sharp rise of functionalities and connectivities in multi-core embedded systems, these systems have become notably vulnerable to security attacks. Conventional software security mechanisms fail to deliver full safety and also affect the system performance significantly. In this paper, a hardware-based security procedure is proposed to handle critical information in real-time through comprehensive separation without needing any help from the software. To evaluate the proposed system, an authentication system based on an image procession solution has been implemented on a reconfigurable device. In addition, the proposed security mechanism is evaluated for the Networks-on-chips, where minimal area, power consumption and performance overheads are achieved. View Full-Text
Keywords: secure communication; embedded computing; hardware security; network-on-chip secure communication; embedded computing; hardware security; network-on-chip
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Saeed, A.; Ahmadinia, A.; Just, M. Hardware-Assisted Secure Communication in Embedded and Multi-Core Computing Systems. Computers 2018, 7, 31.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Computers EISSN 2073-431X Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top