Next Article in Journal
BlendCAC: A Smart Contract Enabled Decentralized Capability-Based Access Control Mechanism for the IoT
Previous Article in Journal
A Review of Facial Biometrics Security for Smart Devices
Previous Article in Special Issue
Hardware-Assisted Secure Communication in Embedded and Multi-Core Computing Systems
Article Menu
Issue 3 (September) cover image

Export Article

Open AccessArticle
Computers 2018, 7(3), 38;

ASIR: Application-Specific Instruction-Set Router for NoC-Based MPSoCs

Embedded Systems of Information Technology (ESIT), Ruhr-Universität Bochum, 44801 Bochum, Germany
Adaptive Dynamic Systems, Technische Universität Dresden, 01069 Dresden, Germany
Author to whom correspondence should be addressed.
Received: 30 April 2018 / Revised: 9 June 2018 / Accepted: 22 June 2018 / Published: 27 June 2018
(This article belongs to the Special Issue Multi-Core Systems-On-Chips Design and Optimization)
Full-Text   |   PDF [2980 KB, uploaded 27 June 2018]   |  


The end of Dennard scaling led to the use of heterogeneous multi-processor systems-on-chip (MPSoCs). Heterogeneous MPSoCs provide a high efficiency in terms of energy and performance due to the fact that each processing element can be optimized for an application task. However, the evolution of MPSoCs shows a growing number of processing elements (PEs), which leads to tremendous communication costs, tending to become the performance bottleneck. Networks-on-chip (NoCs) are a promising and scalable intra-chip communication technology for MPSoCs. However, these technological advances require novel and effective programming methodologies to efficiently exploit them. This work presents a novel router architecture called application-specific instruction-set router (ASIR) for field-programmable-gate-arrays (FPGA)-based MPSoCs. It combines data transfers with application-specific processing by adding high-level synthesized processing units to routers of the NoC. The execution of application-specific operations during data exchange between PEs exploits efficiently the transmission time. Furthermore, the processing units can be programmed in C/C++ using high-level synthesis, and accordingly, they can be specifically optimized for an application. This approach enables transferred data to be processed by a processing element, such as a MicroBlaze processor, before the transmission or by a router during the transmission. Moreover, a static mapping algorithm for applications modeled by a Kahn process network-based graph is introduced that maps tasks to the MicroBlaze processors and processing units. The mapping algorithm optimizes the communication cost by allocating tasks to nearest neighboring PEs. This complete methodology significantly simplifies the design and programming of ASIR-based MPSoCs. Furthermore, it efficiently exploits the heterogeneity of processing capabilities inside the routers and MicroBlaze processors. View Full-Text
Keywords: Network-on-Chip; FPGA; MPSoC; Manycore Systems; Application-Specific Instruction-Set; high-level synthesis Network-on-Chip; FPGA; MPSoC; Manycore Systems; Application-Specific Instruction-Set; high-level synthesis

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Share & Cite This Article

MDPI and ACS Style

Rettkowski, J.; Göhringer, D. ASIR: Application-Specific Instruction-Set Router for NoC-Based MPSoCs. Computers 2018, 7, 38.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
Computers EISSN 2073-431X Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top