The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System
Abstract
1. Introduction
- (1)
- The BP-NN model is established to describe the irregular relationship between design parameters and signal indexes.
- (2)
- The design parameters of the TSV array are optimized by the PSO-LDIW algorithm.
- (3)
- The signal-integrity indexes of the TSV array can be controlled by the developed strategy.
2. Finite-Element Simulation for TSV Array
3. Signal Indexes Control Strategy for TSV Array
3.1. BP-NN Model Based on Orthogonal Experimental Data
3.2. Formulate Multi-Objective Optimization Criterion
3.3. Optimal Design Parameters Determined by the PSO-LDIW Algorithm
4. Verification and Discussion
4.1. Verification
4.2. Discussion
5. Conclusions
- (1)
- A detailed finite-element model of TSV array is established. The relationship between design parameters and performance indexes is analyzed, revealing irregular and complex characteristics.
- (2)
- For the three verification cases, the maximum relative error between the BP-NN predictions and the corresponding HFSS simulation results is 5.02%. The maximum relative deviation of the HFSS results from the desired NEXT, FEXT, and return-loss targets is 5.72%, while the maximum absolute deviation from the desired insertion-loss target is 0.0160 dB. These results verify the predictive accuracy and target-control capability of the proposed method for the tested cases. The current trained surrogate model is applicable to the investigated TSV topology and parameter ranges; other TSV configurations require new simulation data and model retraining.
- (3)
- The proposed design method reduces dependence on expert experience. One complete PSO-LDIW optimization run requires approximately 802.96 s (less than 14 min), while each surrogate-model evaluation is substantially faster than an HFSS simulation.
Author Contributions
Funding
Data Availability Statement
Conflicts of Interest
References
- Tsai, Y.-C.; Lee, C.-H.; Chang, H.-C.; Liu, J.-H.; Hu, H.-W.; Ito, H.; Kim, Y.S.; Ohba, T.; Chen, K.-N. Electrical Characteristics and Reliability of Wafer-on-Wafer (WOW) Bumpless Through-Silicon Via. IEEE Trans. Electron Devices 2021, 68, 3520–3525. [Google Scholar] [CrossRef] [Scilit]
- Peng, X.; Kaul, A.; Bakir, M.S.; Yu, S. Heterogeneous 3-D Integration of Multitier Compute-in-Memory Accelerators: An Electrical-Thermal Co-Design. IEEE Trans. Electron Devices 2021, 68, 5598–5605. [Google Scholar] [CrossRef] [Scilit]
- Banerjee, K.; Souri, S.J.; Kapur, P.; Saraswat, K.C. 3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration. Proc. IEEE 2001, 89, 602–633. [Google Scholar] [CrossRef] [Scilit]
- Song, T.; Liu, C.; Peng, Y.; Lim, S.K. Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2016, 24, 1636–1648. [Google Scholar] [CrossRef] [Scilit]
- Van der Plas, G.; Limaye, P.; Mercha, A.; Oprins, H.; Torregiani, C.; Thijs, S.; Linten, D.; Stucchi, M.; Guruprasad, K.; Velenis, D.; et al. Design Issues and Considerations for Low-Cost 3D TSV IC Technology. In Proceedings of the 2010 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 7–11 February 2010; pp. 148–149. [Google Scholar]
- Rahman, A.; Reif, R. System-Level Performance Evaluation of Three-Dimensional Integrated Circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2000, 8, 671–678. [Google Scholar] [CrossRef] [Scilit] [PubMed]
- Suzano, J.; Abouzeid, F.; Di Natale, G.; Philippe, A.; Roche, P. On Hardware Security and Trust for Chiplet-Based 2.5D and 3D ICs: Challenges and Innovations. IEEE Access 2024, 12, 29778–29794. [Google Scholar] [CrossRef] [Scilit]
- Kim, H.; Park, J.; Lee, S.; Kim, J.; Ahn, S. Signal Integrity Analysis of Through-Silicon-Via (TSV) with Passive Equalizer to Separate Return Path and Mitigate the Inter-Symbol Interference (ISI) for Next Generation High Bandwidth Memory. IEEE Trans. Compon. Packag. Manuf. Technol. 2023, 13, 1973–1988. [Google Scholar] [CrossRef] [Scilit]
- Xu, Z.; Lu, J.-Q. Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design. IEEE Electron Device Lett. 2012, 33, 1441–1443. [Google Scholar] [CrossRef] [Scilit]
- Chandrakar, S.; Gupta, D.; Majumder, M.K.; Kaushik, B.K. Performance Analysis of Bump in Tapered TSV: Impact on Crosstalk and Power Loss. IEEE Open J. Nanotechnol. 2022, 3, 227–235. [Google Scholar] [CrossRef] [Scilit]
- Wu, H.; Dong, G.; Xiong, W.; Zhi, C.; Li, S.; Zhu, Z.; Yang, Y. Accurate Magnetic Coupling Coefficient Modeling of 3-D Transformer Based on TSV. IEEE Microw. Wirel. Compon. Lett. 2022, 32, 1419–1422. [Google Scholar] [CrossRef] [Scilit]
- Yang, D.C.; Li, E.P.; Jun, L.; Wei, X.C.; Xie, J.Y.; Swaminathan, M. Crosstalk Reduction in TSV Arrays with Direct Ohmic Contact between Metal and Silicon-Substrate. In Proceedings of the 2014 International Symposium on Electromagnetic Compatibility, Tokyo, Japan, 12–16 May 2014; pp. 374–377. [Google Scholar]
- Kim, K.; Park, H.; Lho, D.; Kim, M.; Son, K.; Son, K.; Kim, S.; Shin, T.; Choi, S.; Kim, J. Deep Reinforcement Learning-Based Through Silicon Via (TSV) Array Design Optimization Method Considering Crosstalk. In Proceedings of the 2020 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS), Shenzhen, China, 14–16 December 2020; pp. 1–3. [Google Scholar]
- Chen, D.; Wang, X.; Yang, Y.; Li, D.; Li, G. Intelligent Codesign Strategy for Thermal Management and Cost Control of 3-D Integrated System with TTSV. IEEE Trans. Electron Devices 2023, 70, 5265–5272. [Google Scholar] [CrossRef] [Scilit]
- Cui, Y.; Wang, X.; Chen, D.; Li, D.; Yang, Y. Intelligent Optimization Design of GS-TSV with RDLs for Chiplet-Based Integrated System in IoT. IEEE Internet Things J. 2025, 12, 41061–41070. [Google Scholar] [CrossRef] [Scilit]
- Jiang, R.; Wang, X.; Chen, D.; Li, D.; Yang, Y. A High-Efficiency Crosstalk Control Method of the Staggered High-Speed via Array in PCB for Chiplet-Based System. IEEE Trans. Electromagn. Compat. 2025, 67, 619–633. [Google Scholar] [CrossRef] [Scilit]
- Ceyhan, A.; Quijas, J.; Jain, S.; Liu, H.-Y.; Gifford, W.E.; Chakravarty, S. Machine Learning-Enhanced Multi-Dimensional Co-Optimization of Sub-10nm Technology Node Options. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 36.6.1–36.6.4. [Google Scholar]
- Wang, X.; Yang, Y.; Chen, D.; Li, D. Intelligent Design Method of Thermal Through Silicon via for Thermal Management of Chiplet-Based System. IEEE Trans. Electron Devices 2023, 70, 5273–5280. [Google Scholar] [CrossRef] [Scilit]
- Wang, X.; Huang, J.; Chen, D.; Li, D.; Yang, Y. Electro-Thermal-Stress Multiphysical Field Coupling Optimization Design for Coaxial Through Silicon Via Array. IEEE Trans. Compon. Packag. Manuf. Technol. 2024, 14, 1978–1986. [Google Scholar] [CrossRef] [Scilit]
- Wang, X.; Yang, Y.; Chen, D.; Li, D. A High-Efficiency Design Method of TSV Array for Thermal Management of 3-D Integrated System. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 2023, 42, 1733–1741. [Google Scholar] [CrossRef] [Scilit]
- Fang, X.; Yu, Y.; Xu, K.; Peng, X. TSV-Defect Modeling, Detection and Diagnosis Based on 3-D Full Wave Simulation and Parametric Measurement. IEEE Access 2018, 6, 72415–72426. [Google Scholar] [CrossRef] [Scilit]
- Dahl, D.; Reuschel, T.; Preibisch, J.B.; Duan, X.; Ndip, I.; Lang, K.-D.; Schuster, C. Efficient Total Crosstalk Analysis of Large via Arrays in Silicon Interposers. IEEE Trans. Compon. Packag. Manuf. Technol. 2016, 6, 1889–1898. [Google Scholar] [CrossRef] [Scilit]
- Chandrakar, S.; Solanki, K.; Gupta, D.; Majumder, M.K. Electrical Modeling and Performance Analysis of Cu and CNT Based TSV-Bump-RDL. IEEE Trans. Nanotechnol. 2024, 23, 448–455. [Google Scholar] [CrossRef] [Scilit]
- Zhang, Y.; Gao, X.; Katayama, S. Weld Appearance Prediction with BP Neural Network Improved by Genetic Algorithm during Disk Laser Welding. J. Manuf. Syst. 2015, 34, 53–59. [Google Scholar] [CrossRef] [Scilit]
- Xiang, Q.; Zhang, X.; Sun, Y. Calculation of BSRM’s Inductance with PSO-BPNN. In Proceedings of the 30th Chinese Control Conference, Yantai, China, 22–24 July 2011; pp. 1424–1427. [Google Scholar]
- Yang, T.; Qin, H.; Ning, B.; Xu, Y.; Yao, Y.; You, Z. Application of T-SNE and PSO-BPNN for Identification of Penetration State in Ship GMAW. In Proceedings of the 2023 IEEE 6th International Conference on Pattern Recognition and Artificial Intelligence (PRAI), Haikou, China, 18–20 August 2023; pp. 223–228. [Google Scholar]









| Signal Index | Hidden Neurons | Training MAPE (%) | Validation MAPE (%) | Test MAPE (%) | Insertion-Loss Test MAE (dB) |
|---|---|---|---|---|---|
| Return loss | 7 | 0.42 | 1.36 | 1.72 | - |
| Insertion loss | 8 | 1.18 | 3.41 | 4.08 | 0.0026 |
| NEXT | 7 | 1.43 | 2.79 | 3.16 | - |
| FEXT | 7 | 1.76 | 3.55 | 4.12 | - |
| Parameter | Setting | |
|---|---|---|
| Learning factor | c1 = c2 = 2 | |
| Maximum generation | MG = 300 | |
| Population size | N = 50 | |
| Range of inertia weight | w ∈ [0.4, 0.9] | |
| Range of particle position | ||
| Range of particle velocity | ||
| Desired Value | Case A | BOG1_des = 20, BOG2_des = 0.04, BOG3_des = 70, BOG4_des = 70 |
| Case B | BOG1_des = 18, BOG2_des = 0.06, BOG3_des = 65, BOG4_des = 65 | |
| Case C | BOG1_des = 20, BOG2_des = 0.08, BOG3_des = 60, BOG4_des = 60 | |
| Case | Weight Coefficient | Relative Target Deviation (%) | Absolute Target Deviation (dB) | |||||
|---|---|---|---|---|---|---|---|---|
| α | β | γ | δ | NEXT | FEXT | Return Loss | Insertion Loss | |
| 1 | 0.25 | 0.25 | 0.25 | 0.25 | 2.16% | 0.81% | 6.82% | 0.0146 |
| 2 | 0.25 | 0.1 | 0.4 | 0.25 | 2.56% | 2.26% | 4.86% | 0.0098 |
| 3 | 0.4 | 0.1 | 0.3 | 0.2 | 1.51% | 2.27% | 6.61% | 0.0073 |
| 4 | 0.3 | 0.2 | 0.25 | 0.25 | 1.84% | 1.10% | 7.17% | 0.0101 |
| 5 | 0.3 | 0.2 | 0.3 | 0.2 | 2.10% | 1.24% | 6.64% | 0.0151 |
| 6 | 0.3 | 0.2 | 0.4 | 0.1 | 2.51% | 1.48% | 5.75% | 0.0143 |
| NEXT (dB) | FEXT (dB) | Return Loss (dB) | Insertion Loss (dB) | ||
|---|---|---|---|---|---|
| CASE A | Desired value | 70 | 70 | 20 | 0.040 |
| BP-NN Predicted value | 70.33 | 69.11 | 21.05 | 0.0543 | |
| HFSS Simulation value | 68.87 | 72.76 | 20.88 | 0.0560 | |
| CASE B | Desired value | 65 | 65 | 18 | 0.060 |
| BP-NN Predicted value | 65.47 | 63.73 | 19.49 | 0.0751 | |
| HFSS Simulation value | 63.61 | 65.94 | 19.03 | 0.0758 | |
| CASE C | Desired value | 60 | 60 | 20 | 0.080 |
| BP-NN Predicted value | 59.66 | 60.71 | 19.38 | 0.0705 | |
| HFSS Simulation value | 58.45 | 61.71 | 19.44 | 0.0723 |
| Case | Signal Index | BP-NN Prediction Error RE_Model (%) | HFSS Target Deviation RE_Target (%) | HFSS Target Absolute Deviation (dB) |
|---|---|---|---|---|
| A | NEXT | 2.12 | 1.61 | 1.1300 |
| A | FEXT | 5.02 | 3.94 | 2.7600 |
| A | Return Loss | 0.81 | 4.40 | 0.8800 |
| A | Insertion Loss | 3.04 | 40.00 | 0.0160 |
| B | NEXT | 2.92 | 2.14 | 1.3900 |
| B | FEXT | 3.35 | 1.45 | 0.9400 |
| B | Return Loss | 2.42 | 5.72 | 1.0300 |
| B | Insertion Loss | 0.92 | 26.33 | 0.0158 |
| C | NEXT | 2.07 | 2.58 | 1.5500 |
| C | FEXT | 1.62 | 2.85 | 1.7100 |
| C | Return Loss | 0.31 | 2.80 | 0.5600 |
| C | Insertion Loss | 2.49 | 9.63 | 0.0077 |
| Method 1 | Case A Final Fitness | Case B final Fitness | Case C Final Fitness | Average Time per Run (s) |
|---|---|---|---|---|
| PSO-LDIW | 0.457 | 0.941 | 0.223 | 802.96 |
| Standard PSO | 0.519 | 0.982 | 0.249 | 789.40 |
| Random search | 0.548 | 1.104 | 0.266 | 844.70 |
| Genetic algorithm | 0.701 | 1.286 | 0.371 | 615.30 |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2026 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license.
Share and Cite
Wang, B.; Su, H.; Zhang, S.; Li, D.; Chen, D.; Yang, Y. The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System. Micromachines 2026, 17, 822. https://doi.org/10.3390/mi17070822
Wang B, Su H, Zhang S, Li D, Chen D, Yang Y. The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System. Micromachines. 2026; 17(7):822. https://doi.org/10.3390/mi17070822
Chicago/Turabian StyleWang, Bosen, Hongjian Su, Shengqi Zhang, Di Li, Dongdong Chen, and Yintang Yang. 2026. "The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System" Micromachines 17, no. 7: 822. https://doi.org/10.3390/mi17070822
APA StyleWang, B., Su, H., Zhang, S., Li, D., Chen, D., & Yang, Y. (2026). The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System. Micromachines, 17(7), 822. https://doi.org/10.3390/mi17070822

