Next Article in Journal
How the Crosslinking Agent Influences the Thermal Stability of RTV Phenyl Silicone Rubber
Next Article in Special Issue
Simulation of the Impact of Ionized Impurity Scattering on the Total Mobility in Si Nanowire Transistors
Previous Article in Journal
Effects of Impurity Doping on the Luminescence Performance of Mn4+-Doped Aluminates with the Magnetoplumbite-Type Structure for Plant Cultivation
Previous Article in Special Issue
Physics of Discrete Impurities under the Framework of Device Simulations for Nanostructure Devices
Article Menu
Issue 1 (January-1) cover image

Export Article

Open AccessArticle

InGaAs FinFETs Directly Integrated on Silicon by Selective Growth in Oxide Cavities

IBM Research GmbH Zürich, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland
*
Authors to whom correspondence should be addressed.
Materials 2019, 12(1), 87; https://doi.org/10.3390/ma12010087
Received: 30 November 2018 / Revised: 20 December 2018 / Accepted: 22 December 2018 / Published: 27 December 2018
(This article belongs to the Special Issue Nanowire Field-Effect Transistor (FET))
  |  
PDF [3079 KB, uploaded 27 December 2018]
  |  

Abstract

III-V semiconductors are being considered as promising candidates to replace silicon channel for low-power logic and RF applications in advanced technology nodes. InGaAs is particularly suitable as the channel material in n-type metal-oxide-semiconductor field-effect transistors (MOSFETs), due to its high electron mobility. In the present work, we report on InGaAs FinFETs monolithically integrated on silicon substrates. The InGaAs channels are created by metal–organic chemical vapor deposition (MOCVD) epitaxial growth within oxide cavities, a technique referred to as template-assisted selective epitaxy (TASE), which allows for the local integration of different III-V semiconductors on silicon. FinFETs with a gate length down to 20nm are fabricated based on a CMOS-compatible replacement-metal-gate process flow. This includes self-aligned source-drain n+ InGaAs regrown contacts as well as 4 nm source-drain spacers for gate-contacts isolation. The InGaAs material was examined by scanning transmission electron microscopy (STEM) and the epitaxial structures showed good crystal quality. Furthermore, we demonstrate a controlled InGaAs digital etching process to create doped extensions underneath the source-drain spacer regions. We report a device with gate length of 90 nm and fin width of 40 nm showing on-current of 100 µA/µm and subthreshold slope of about 85 mV/dec. View Full-Text
Keywords: III-V; TASE; MOSFETs; Integration III-V; TASE; MOSFETs; Integration
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Convertino, C.; Zota, C.; Schmid, H.; Caimi, D.; Sousa, M.; Moselund, K.; Czornomaz, L. InGaAs FinFETs Directly Integrated on Silicon by Selective Growth in Oxide Cavities. Materials 2019, 12, 87.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Materials EISSN 1996-1944 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top