Next Article in Journal
Sensor Fusion Based Model for Collision Free Mobile Robot Navigation
Next Article in Special Issue
Underwater Imaging Using a 1 × 16 CMUT Linear Array
Previous Article in Journal
A Multi-Hop Energy Neutral Clustering Algorithm for Maximizing Network Information Gathering in Energy Harvesting Wireless Sensor Networks
Previous Article in Special Issue
Parallax-Robust Surveillance Video Stitching
Open AccessArticle

A Fast Multiple Sampling Method for Low-Noise CMOS Image Sensors With Column-Parallel 12-bit SAR ADCs

Department of Electronics and Computer Engineering, Hanyang University, Seoul 133-791, Korea
*
Author to whom correspondence should be addressed.
Academic Editor: Gonzalo Pajares Martinsanz
Sensors 2016, 16(1), 27; https://doi.org/10.3390/s16010027
Received: 17 November 2015 / Revised: 14 December 2015 / Accepted: 22 December 2015 / Published: 26 December 2015
(This article belongs to the Special Issue Imaging: Sensors and Technologies)
This paper presents a fast multiple sampling method for low-noise CMOS image sensor (CIS) applications with column-parallel successive approximation register analog-to-digital converters (SAR ADCs). The 12-bit SAR ADC using the proposed multiple sampling method decreases the A/D conversion time by repeatedly converting a pixel output to 4-bit after the first 12-bit A/D conversion, reducing noise of the CIS by one over the square root of the number of samplings. The area of the 12-bit SAR ADC is reduced by using a 10-bit capacitor digital-to-analog converter (DAC) with four scaled reference voltages. In addition, a simple up/down counter-based digital processing logic is proposed to perform complex calculations for multiple sampling and digital correlated double sampling. To verify the proposed multiple sampling method, a 256 × 128 pixel array CIS with 12-bit SAR ADCs was fabricated using 0.18 μm CMOS process. The measurement results shows that the proposed multiple sampling method reduces each A/D conversion time from 1.2 μs to 0.45 μs and random noise from 848.3 μV to 270.4 μV, achieving a dynamic range of 68.1 dB and an SNR of 39.2 dB. View Full-Text
Keywords: successive approximation register ADC; column parallel readout; CMOS image sensor successive approximation register ADC; column parallel readout; CMOS image sensor
Show Figures

Figure 1

MDPI and ACS Style

Kim, M.-K.; Hong, S.-K.; Kwon, O.-K. A Fast Multiple Sampling Method for Low-Noise CMOS Image Sensors With Column-Parallel 12-bit SAR ADCs. Sensors 2016, 16, 27.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop