Next Article in Journal
Simultaneous Localization and Mapping with Iterative Sparse Extended Information Filter for Autonomous Vehicles
Previous Article in Journal
Antigen-Antibody Affinity for Dry Eye Biomarkers by Label Free Biosensing. Comparison with the ELISA Technique
Open AccessArticle

An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm

Department of Computer Science and Information Engineering, National Taiwan Normal University, Taipei 116, Taiwan
*
Author to whom correspondence should be addressed.
Academic Editor: Vittorio M. N. Passaro
Sensors 2015, 15(8), 19830-19851; https://doi.org/10.3390/s150819830
Received: 17 June 2015 / Revised: 5 August 2015 / Accepted: 7 August 2015 / Published: 13 August 2015
(This article belongs to the Section Physical Sensors)
A novel VLSI architecture for multi-channel online spike sorting is presented in this paper. In the architecture, the spike detection is based on nonlinear energy operator (NEO), and the feature extraction is carried out by the generalized Hebbian algorithm (GHA). To lower the power consumption and area costs of the circuits, all of the channels share the same core for spike detection and feature extraction operations. Each channel has dedicated buffers for storing the detected spikes and the principal components of that channel. The proposed circuit also contains a clock gating system supplying the clock to only the buffers of channels currently using the computation core to further reduce the power consumption. The architecture has been implemented by an application-specific integrated circuit (ASIC) with 90-nm technology. Comparisons to the existing works show that the proposed architecture has lower power consumption and hardware area costs for real-time multi-channel spike detection and feature extraction. View Full-Text
Keywords: spike sorting; VLSI; brain machine interface spike sorting; VLSI; brain machine interface
Show Figures

Figure 1

MDPI and ACS Style

Chen, Y.-L.; Hwang, W.-J.; Ke, C.-E. An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm. Sensors 2015, 15, 19830-19851. https://doi.org/10.3390/s150819830

AMA Style

Chen Y-L, Hwang W-J, Ke C-E. An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm. Sensors. 2015; 15(8):19830-19851. https://doi.org/10.3390/s150819830

Chicago/Turabian Style

Chen, Ying-Lun; Hwang, Wen-Jyi; Ke, Chi-En. 2015. "An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm" Sensors 15, no. 8: 19830-19851. https://doi.org/10.3390/s150819830

Find Other Styles

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Search more from Scilit
 
Search
Back to TopTop