Next Article in Journal / Special Issue
A New Simplified Model and Parameter Estimations for a HfO2-Based Memristor
Previous Article in Journal
Demonstration of Reconfigurable BPFs with Wide Tuning Bandwidth Range Using 3λ/4 Open- and λ/2 Short- Ended Stubs
Previous Article in Special Issue
A Parametric EIT System Spice Simulation with Phantom Equivalent Circuits
Open AccessArticle

High Throughput Implementation of the Keccak Hash Function Using the Nios-II Processor

Department of Electrical and Computer Engineering, University of Western Macedonia, 50131 Kozani, Greece
*
Author to whom correspondence should be addressed.
This paper is an extended version of our paper published in 8th International Conference on Modern Circuit and System Technologies on Electronics and Communications (MOCAST 2019), Thessaloniki, Greece, 13–15 May 2019.
Technologies 2020, 8(1), 15; https://doi.org/10.3390/technologies8010015
Received: 21 December 2019 / Revised: 5 February 2020 / Accepted: 6 February 2020 / Published: 10 February 2020
(This article belongs to the Special Issue MOCAST 2019: Modern Circuits and Systems Technologies on Electronics)
Presently, cryptographic hash functions play a critical role in many applications, such as digital signature systems, security communications, protocols, and network security infrastructures. The new standard cryptographic hash function is Secure Hash Algorithm 3 (SHA-3), which is not vulnerable to attacks. The Keccak algorithm is the winner of the NIST competition for the adoption of the new standard SHA-3 hash algorithm. In this work, we present hardware throughput optimization techniques for the SHA-3 algorithm using the Very High Speed Integrated Circuit Hardware Description Language (VHDL) programming language for all output lengths in the Keccak hash function (224, 256, 384 and 512). Our experiments were performed with the Nios II processor on the FPGA Arria 10 GX (10AX115N2P45E1SG). We applied two architectures, one without custom instruction and one with floating point hardware 2. Finally, we compare the results with other existing similar designs and found that the proposed design with floating point 2 optimizes throughput (Gbps) compared to existing FPGA implementations. View Full-Text
Keywords: cryptography; hash algorithm; hash function; Keccak hash function; SHA-3; sponge function; FPGA; Nios II processor cryptography; hash algorithm; hash function; Keccak hash function; SHA-3; sponge function; FPGA; Nios II processor
Show Figures

Figure 1

MDPI and ACS Style

Sideris, A.; Sanida, T.; Dasygenis, M. High Throughput Implementation of the Keccak Hash Function Using the Nios-II Processor. Technologies 2020, 8, 15.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop