Next Article in Journal
Enhanced Intra Prediction Based on Adaptive Coding Order and Multiple Reference Sets in HEVC
Next Article in Special Issue
A Parametric Conducted Emission Modeling Method of a Switching Model Power Supply (SMPS) Chip by a Developed Vector Fitting Algorithm
Previous Article in Journal
One Shot Crowd Counting with Deep Scale Adaptive Neural Network
Previous Article in Special Issue
Shaping SiC MOSFET Voltage and Current Transitions by Intelligent Control for Reduced EMI Generation
Article Menu
Issue 6 (June) cover image

Export Article

Open AccessArticle

A PWM Scheme for Five-Level H-Bridge T-Type Inverter with Switching Loss Reduction

1
Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology and Education, Ho Chi Minh City 700000, Vietnam
2
Department of Power Engineering, School of Electrical Engineering and Computer Science, Queensland University of Technology, Brisbane 4000, Australia
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(6), 702; https://doi.org/10.3390/electronics8060702
Received: 21 May 2019 / Revised: 7 June 2019 / Accepted: 17 June 2019 / Published: 21 June 2019
(This article belongs to the Special Issue Power Converters in Power Electronics)
  |  
PDF [3265 KB, uploaded 24 June 2019]
  |  

Abstract

In this paper, a new pulse width modulation (PWM) scheme using an offset function to reduce switching loss in the five-level H-bridge T-type inverter (5L-HBT2I) is proposed. The proposed modulation technique is implemented with a third harmonic offset voltage function. A new control voltage, that is adding the offset voltage into the initial control, is shifted to the top or bottom position of the carrier, simultaneously—where the absolute value of its load current is high or medium in comparison to other phase load currents. Due to reducing the intersection between a control voltage and the carriers, the number of switch commutations of the inverter is reduced. As a result of reducing the number of commutation count with a high current at the non-switching position, the switching losses of the inverter are decreased. Analysis and comparison of switching losses on the two-level and three-level inverters, which are components of 5L-HBT2I are presented. The power loss analysis on the 5L-HBT2I is performed. The proposed technique implements the switching loss reduction strategy based on setting the operation of the two-level inverter in six-step mode. PSIM software is used to clarify the proposed technique. The simulation results show that the total switching losses of the proposed technique in 5L-HBT2I reduce in comparison to the conventional sine PWM technique. A prototype is built to validate the proposed scheme. Simulation and experimental results match the analysis. View Full-Text
Keywords: carrier-based pulse width modulation; offset function; switching loss reduction; H-bridge five-level inverter; multilevel inverter carrier-based pulse width modulation; offset function; switching loss reduction; H-bridge five-level inverter; multilevel inverter
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Quach, T.-H.; Do, D.-T.; Nguyen, M.-K. A PWM Scheme for Five-Level H-Bridge T-Type Inverter with Switching Loss Reduction. Electronics 2019, 8, 702.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top