Next Article in Journal
Automatic Scene Recognition through Acoustic Classification for Behavioral Robotics
Previous Article in Journal
Surface Defects Recognition of Wheel Hub Based on Improved Faster R-CNN
Article Menu
Issue 5 (May) cover image

Export Article

Open AccessArticle

Efficient Implementation of Multichannel FM and T-DMB Repeater in FPGA with Automatic Gain Controller

1
School of Computer and Information Engineering, Kwangwoon University, Seoul 01897, Korea
2
School of Electronic and Electrical Engineering, Hongik University, Seoul 04066, Korea
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(5), 482; https://doi.org/10.3390/electronics8050482
Received: 6 April 2019 / Revised: 24 April 2019 / Accepted: 26 April 2019 / Published: 29 April 2019
(This article belongs to the Section Circuit and Signal Processing)
  |  
PDF [2361 KB, uploaded 15 May 2019]
  |  

Abstract

In this study, we implemented a high-performance multichannel repeater, both for FM and T-Digital Multimedia Broadcasting (DMB) signals using a Field Programmable Gate Array (FPGA). In a system for providing services using wireless communication, a radio-shaded area is inevitably generated due to various obstacles. Thus, an electronic device that receives weak or low-level signals and retransmits them at a higher level is crucial. In addition, parallel implementation of digital filters and gain controllers is necessary for a multichannel repeater. When power level is too low or too high, the repeater is required to compensate the power level and ensure a stable signal. However, analog- and software-based repeaters are expensive and they are difficult to install. They also cannot effectively process multichannel in parallel. The proposed system exploits various digital signal-processing algorithms, which include modulation, demodulation, Cascaded Integrator Comb (CIC) filters, Finite Impulse Response (FIR) filters, Interpolated Second Ordered Polynomials (ISOP) filters, and Automatic Gain Controllers (AGCs). The newly proposed AGC is more efficient than others in terms of computation amount and throughput. The designed digital circuit was implemented by using Verilog HDL, and tested using a Xilinx Kintex 7 device. As a result, the proposed repeater can simultaneously handle 40 FM channels and 6 DMB channels in parallel. Output power level is also always maintained by the AGC. View Full-Text
Keywords: FPGA; multichannel repeater; FM repeaters; DMB repeaters; modulation; filter; Cascaded Integrator Comb filter; Finite Impulse Response filter; Realtime Automatic Gain Controller FPGA; multichannel repeater; FM repeaters; DMB repeaters; modulation; filter; Cascaded Integrator Comb filter; Finite Impulse Response filter; Realtime Automatic Gain Controller
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Han, M.; Kim, Y. Efficient Implementation of Multichannel FM and T-DMB Repeater in FPGA with Automatic Gain Controller. Electronics 2019, 8, 482.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top