Next Article in Journal
GANA-VDC: Application-Aware with Bandwidth Guarantee in Cloud Datacenters
Previous Article in Journal
Dealing with Lack of Training Data for Convolutional Neural Networks: The Case of Digital Pathology
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

GPU Accelerated PIC and SIC for OFDM-NOMA

by
Talgat Manglayev
1,*,
Refik Caglar Kizilirmak
2 and
Nor Asilah Wati Abdul Hamid
3
1
Department of Electrical and Computer Engineering, Nazarbayev University, Astana Z05H0P9, Kazakhstan
2
Department of Electrical and Electronics Engineering, Nazarbayev University, Astana Z05H0P9, Kazakhstan
3
Faculty of Computer Science and Information Technology, Universiti Putra Malaysia, Selangor 43400, Malaysia
*
Author to whom correspondence should be addressed.
Electronics 2019, 8(3), 257; https://doi.org/10.3390/electronics8030257
Submission received: 29 January 2019 / Revised: 21 February 2019 / Accepted: 22 February 2019 / Published: 26 February 2019
(This article belongs to the Section Computer Science & Engineering)

Abstract

Non-orthogonal multiple access (NOMA) is a candidate multiple access scheme for the fifth-generation (5G) cellular networks. In NOMA systems, all users operate at the same frequency and time, which poses a challenge in the decoding process at the receiver side. In this work, the two most popular receiver structures, successive interference cancellation (SIC) and parallel interference cancellation (PIC) receivers, for NOMA reverse channel are implemented on a graphics processing unit (GPU) and compared. Orthogonal frequency division multiplexing (OFDM) is considered. The high computational complexity of interference cancellation receivers undermines the potential deployment of NOMA systems. GPU acceleration, however, challenges this weakness, and our numerical results show speedups of about from 75–220-times as compared to a multi-thread implementation on a central processing unit (CPU). SIC and PIC multi-thread execution time on different platforms reveals the potential of GPU in wireless communications. Furthermore, the successful decoding rates of the SIC and PIC are evaluated and compared in terms of bit error rate.
Keywords: non-orthogonal multiple access; successive interference cancellation; parallel interference cancellation; orthogonal frequency division multiplexing; graphics processing unit; CUDA non-orthogonal multiple access; successive interference cancellation; parallel interference cancellation; orthogonal frequency division multiplexing; graphics processing unit; CUDA

Share and Cite

MDPI and ACS Style

Manglayev, T.; Kizilirmak, R.C.; Hamid, N.A.W.A. GPU Accelerated PIC and SIC for OFDM-NOMA. Electronics 2019, 8, 257. https://doi.org/10.3390/electronics8030257

AMA Style

Manglayev T, Kizilirmak RC, Hamid NAWA. GPU Accelerated PIC and SIC for OFDM-NOMA. Electronics. 2019; 8(3):257. https://doi.org/10.3390/electronics8030257

Chicago/Turabian Style

Manglayev, Talgat, Refik Caglar Kizilirmak, and Nor Asilah Wati Abdul Hamid. 2019. "GPU Accelerated PIC and SIC for OFDM-NOMA" Electronics 8, no. 3: 257. https://doi.org/10.3390/electronics8030257

APA Style

Manglayev, T., Kizilirmak, R. C., & Hamid, N. A. W. A. (2019). GPU Accelerated PIC and SIC for OFDM-NOMA. Electronics, 8(3), 257. https://doi.org/10.3390/electronics8030257

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop