Next Article in Journal
Comparing Accuracy of Three Methods Based on the GIS Environment for Determining Winching Areas
Previous Article in Journal
A Novel Multicomponent PSO Algorithm Applied in FDE–AJTF Decomposition
Previous Article in Special Issue
Two-Dimensional (2D) Slices Encryption-Based Security Solution for Three-Dimensional (3D) Printing Industry
Article Menu
Issue 1 (January) cover image

Export Article

Open AccessArticle
Electronics 2019, 8(1), 52; https://doi.org/10.3390/electronics8010052

Hardware-Enhanced Protection for the Runtime Data Security in Embedded Systems

1
School of Electronic and Information Engineering, Beihang University, Beijing 100191, China
2
School of Instrumentation Science and Opto-Electronics Engineering, Beihang University, Beijing 100191, China
*
Authors to whom correspondence should be addressed.
Received: 10 December 2018 / Revised: 26 December 2018 / Accepted: 27 December 2018 / Published: 2 January 2019
(This article belongs to the Special Issue Safe and Secure Embedded Systems)
Full-Text   |   PDF [2192 KB, uploaded 4 January 2019]   |  

Abstract

At present, the embedded systems are facing various kinds of attacks, especially for the data stored in the external memories. This paper presents a hardware-enhanced protection method to protect the data integrity and confidentiality at runtime, preventing the data from spoofing attack, splicing attack, replay attack, and some malicious analysis. For the integrity protection, the signature is calculated by the hardware implemented Lhash engine before the data sending off the chip, and the signature of the data block is recalculated and compared with the decrypted one at the load time. For the confidentiality protection, an AES encryption engine is used to generate the key stream, the plain data and the cipher data can translate through a simple XOR operation. The hardware cryptographic engines are optimized to work simultaneously with the memory access operation, which reduces the hardware overhead and the performance overhead. We implement the proposed architecture within OR1200 processor on Xilinx Virtex 5 FPGA platform. The experiment results show that the proposed hardware-enhanced protection method can preserve the integrity and confidentiality of the runtime data in the embedded systems with low power consumption and a marginal area footprint. The performance overhead is less than 2.27% according to the selected benchmarks. View Full-Text
Keywords: embedded system; data security; confidentiality; integrity; hardware-enhanced protection embedded system; data security; confidentiality; integrity; hardware-enhanced protection
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Wang, W.; Zhang, X.; Hao, Q.; Zhang, Z.; Xu, B.; Dong, H.; Xia, T.; Wang, X. Hardware-Enhanced Protection for the Runtime Data Security in Embedded Systems. Electronics 2019, 8, 52.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top