Next Article in Journal
Removal of Different Kinds of Heavy Metals by Novel PPG-nZVI Beads and Their Application in Simulated Stormwater Infiltration Facility
Previous Article in Journal
Predicting Student Grades Based on Their Usage of LMS Moodle Using Petri Nets
Open AccessArticle

Design and Implementation of Ternary Logic Integrated Circuits by Using Novel Two-Dimensional Materials

CNRS-International-NTU-THALES-Research-Alliance (CINTRA), Nanyang Technological University, Singapore 639798, Singapore
Institut d’Electronique, de Microélectronique et de Nanotechnologie (IEMN), CNRS UMR 8520-Université de Lille, 59650 Villeneuve d’Ascq, France
Author to whom correspondence should be addressed.
Appl. Sci. 2019, 9(20), 4212;
Received: 29 August 2019 / Revised: 18 September 2019 / Accepted: 4 October 2019 / Published: 9 October 2019
(This article belongs to the Section Materials)
With the approaching end of Moore’s Law (that the number of transistors in a dense integrated circuit doubles every two years), the logic data density in modern binary digital integrated circuits can hardly be further improved due to the physical limitation. In this aspect, ternary logic (0, 1, 2) is a promising substitute to binary (0, 1) because of its higher number of logic states. In this work, we carry out a systematical study on the emerging two-dimensional (2D) materials (MoS2 and Black Phosphorus)-based ternary logic from individual ternary logic devices to large scale ternary integrated circuits. Various ternary logic devices, including the standard ternary inverter (STI), negative ternary inverter (NTI), positive ternary inverter (PTI) and especially the ternary decrement cycling inverter (DCI), have been successfully implemented using the 2D materials. Then, by taking advantage of the optimized ternary adder algorithm and the novel ternary cycling inverter, we design a novel ternary ripple-carry adder with great circuitry simplicity. Our design shows about a 50% reduction in the required number of transistors compared to the existing ternary technology. This work paves a new way for the ternary integrated circuits design, and shows potential to fulfill higher logic data density and a smaller chip area in the future. View Full-Text
Keywords: 2D materials; black phosphorus; inverter; ternary logic; adder 2D materials; black phosphorus; inverter; ternary logic; adder
Show Figures

Figure 1

MDPI and ACS Style

Huang, M.; Wang, X.; Zhao, G.; Coquet, P.; Tay, B. Design and Implementation of Ternary Logic Integrated Circuits by Using Novel Two-Dimensional Materials. Appl. Sci. 2019, 9, 4212.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

Back to TopTop