Next Article in Journal
A Double Emulsion-Based, Plastic-Glass Hybrid Microfluidic Platform for Protein Crystallization
Next Article in Special Issue
Fabrication of a Micromachined Capacitive Switch Using the CMOS-MEMS Technology
Previous Article in Journal
Reduction of Friction of Metals Using Laser-Induced Periodic Surface Nanostructures
Previous Article in Special Issue
Multifunctional Platform with CMOS-Compatible Tungsten Microhotplate for Pirani, Temperature, and Gas Sensor
Article Menu

Export Article

Open AccessArticle
Micromachines 2015, 6(11), 1617-1628;

The Fringe-Capacitance of Etching Holes for CMOS-MEMS

Department of Mechanical and Electromechanical Engineering, National ILan University, ILan 26041, Taiwan
Institute of Applied Mechanics, National Taiwan University, Taipei 10617, Taiwan
These authors contributed equally to this work.
Author to whom correspondence should be addressed.
Academic Editor: Ching-Liang Dai
Received: 7 July 2015 / Revised: 21 October 2015 / Accepted: 21 October 2015 / Published: 28 October 2015
(This article belongs to the Special Issue CMOS-MEMS Sensors and Devices)
Full-Text   |   PDF [4465 KB, uploaded 28 October 2015]   |  


Movable suspended microstructures are the common feature of sensors or devices in the fields of Complementary-Metal-Oxide-Semiconductors and Micro-Electro-Mechanical Systems which are usually abbreviated as CMOS-MEMS. To suspend the microstructures, it is commonly to etch the sacrificial layer under the microstructure layer. For large-area microstructures, it is necessary to design a large number of etching holes on the microstructure to enhance the etchant uniformly and rapidly permeate into the sacrificial layer. This paper aims at evaluating the fringe capacitance caused by etching holes on microstructures and developing empirical formulas. The formula of capacitance compensation term is derived by curve-fitting on the simulation results by the commercial software ANSYS. Compared with the ANSYS simulation, the deviation of the present formula is within ±5%. The application to determine the capacitance of an electrostatic micro-beam with etching holes is demonstrated in a microstructure experiment, which agrees very well with the experimental data, and the maximum deviation is within ±8%. The present formula is with simple form, wide application range, high accuracy, and easy to use. It is expected to provide the micro-device designers to estimate the capacitance of microstructures with etching holes and predominate in the device characteristics. View Full-Text
Keywords: CMOS; etching holes; fringe capacitance; MEMS CMOS; etching holes; fringe capacitance; MEMS

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Share & Cite This Article

MDPI and ACS Style

Wang, Y.-T.; Hu, Y.-C.; Chu, W.-C.; Chang, P.-Z. The Fringe-Capacitance of Etching Holes for CMOS-MEMS. Micromachines 2015, 6, 1617-1628.

Show more citation formats Show less citations formats

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
Micromachines EISSN 2072-666X Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top