Next Article in Journal
Active and Assisted Living Ecosystem for the Elderly
Next Article in Special Issue
Continuous and Real-Time Detection of Drinking-Water Pathogens with a Low-Cost Fluorescent Optofluidic Sensor
Previous Article in Journal
Tightly-Coupled GNSS/Vision Using a Sky-Pointing Camera for Vehicle Navigation in Urban Areas
Open AccessArticle

Lower-Order Compensation Chain Threshold-Reduction Technique for Multi-Stage Voltage Multipliers

Institute of Applied Micro-Nano Science and Technology—IAMNST, Chongqing Key Laboratory of Colleges and Universities on Micro-Nano Systems Technology and Smart Transducing, Chongqing Engineering Laboratoryfor Detection, Control and Integrated System, National Research Base of Intelligent Manufacturing Service, Chongqing Technology and Business University, Nan’an District, Chongqing 400067, China
Faculty of Engineering, Science and Maritime Studies, Department of Microsystems, Campus Vestfold, Høgskolen i Sørøst-Norge, 235 3603 Kongsberg, Norway
Department of Instrumentation, School of Electronic Information and Electric Engineering, Shanghai Jiao Tong University, Shanghai 200240, China
Department of Electronics and Telecommunications (DET), Politecnico di Torino, Corso Duca degli Abruzzi No. 24, 10129 Torino, Italy
Author to whom correspondence should be addressed.
Sensors 2018, 18(4), 1245;
Received: 10 January 2018 / Revised: 7 April 2018 / Accepted: 12 April 2018 / Published: 17 April 2018
(This article belongs to the Special Issue Micro-Nano Systems Technology and Micro-Nano Intelligent Manufacture)
This paper presents a novel threshold-compensation technique for multi-stage voltage multipliers employed in low power applications such as passive and autonomous wireless sensing nodes (WSNs) powered by energy harvesters. The proposed threshold-reduction technique enables a topological design methodology which, through an optimum control of the trade-off among transistor conductivity and leakage losses, is aimed at maximizing the voltage conversion efficiency (VCE) for a given ac input signal and physical chip area occupation. The conducted simulations positively assert the validity of the proposed design methodology, emphasizing the exploitable design space yielded by the transistor connection scheme in the voltage multiplier chain. An experimental validation and comparison of threshold-compensation techniques was performed, adopting 2N5247 N-channel junction field effect transistors (JFETs) for the realization of the voltage multiplier prototypes. The attained measurements clearly support the effectiveness of the proposed threshold-reduction approach, which can significantly reduce the chip area occupation for a given target output performance and ac input signal. View Full-Text
Keywords: voltage multiplier; threshold compensation technique; wireless sensing node (WSN); energy harvesting voltage multiplier; threshold compensation technique; wireless sensing node (WSN); energy harvesting
Show Figures

Figure 1

MDPI and ACS Style

Dell’ Anna, F.; Dong, T.; Li, P.; Wen, Y.; Azadmehr, M.; Casu, M.; Berg, Y. Lower-Order Compensation Chain Threshold-Reduction Technique for Multi-Stage Voltage Multipliers. Sensors 2018, 18, 1245.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

Search more from Scilit
Back to TopTop