Next Article in Journal
Error Estimation for the Linearized Auto-Localization Algorithm
Next Article in Special Issue
Using SRAM Based FPGAs for Power-Aware High Performance Wireless Sensor Networks
Previous Article in Journal
Quorum Sensing and Bacterial Social Interactions in Biofilms
Previous Article in Special Issue
Parametric Dense Stereovision Implementation on a System-on Chip (SoC)
Article Menu

Export Article

Open AccessArticle
Sensors 2012, 12(3), 2539-2560;

Dual Super-Systolic Core for Real-Time Reconstructive Algorithms of High-Resolution Radar/SAR Imaging Systems

Department of Mechatronics, Autonomous University of Yucatan, Av. Industrias No Contaminantes s/n, Cordemex, 97203, Merida, Yuc., Mexico
Science and Engineering Division, University of Quintana Roo, Boulevard Bahia s/n, Chetumal, QRoo 77010, Mexico
Author to whom correspondence should be addressed.
Received: 3 December 2011 / Revised: 26 January 2012 / Accepted: 21 February 2012 / Published: 24 February 2012
(This article belongs to the Special Issue Microprocessors and System-on-Chip)
Full-Text   |   PDF [2195 KB, uploaded 21 June 2014]


A high-speed dual super-systolic core for reconstructive signal processing (SP) operations consists of a double parallel systolic array (SA) machine in which each processing element of the array is also conceptualized as another SA in a bit-level fashion. In this study, we addressed the design of a high-speed dual super-systolic array (SSA) core for the enhancement/reconstruction of remote sensing (RS) imaging of radar/synthetic aperture radar (SAR) sensor systems. The selected reconstructive SP algorithms are efficiently transformed in their parallel representation and then, they are mapped into an efficient high performance embedded computing (HPEC) architecture in reconfigurable Xilinx field programmable gate array (FPGA) platforms. As an implementation test case, the proposed approach was aggregated in a HW/SW co-design scheme in order to solve the nonlinear ill-posed inverse problem of nonparametric estimation of the power spatial spectrum pattern (SSP) from a remotely sensed scene. We show how such dual SSA core, drastically reduces the computational load of complex RS regularization techniques achieving the required real-time operational mode. View Full-Text
Keywords: super-systolic; parallel computing; remote sensing; FPGA super-systolic; parallel computing; remote sensing; FPGA
This is an open access article distributed under the Creative Commons Attribution License (CC BY 3.0).

Share & Cite This Article

MDPI and ACS Style

Atoche, A.C.; Castillo, J.V. Dual Super-Systolic Core for Real-Time Reconstructive Algorithms of High-Resolution Radar/SAR Imaging Systems. Sensors 2012, 12, 2539-2560.

Show more citation formats Show less citations formats

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
Sensors EISSN 1424-8220 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top