Next Article in Journal
A (k, n)-Threshold Progressive Visual Secret Sharing without Expansion
Previous Article in Journal / Special Issue
Comparison of Cost of Protection against Differential Power Analysis of Selected Authenticated Ciphers
Article Menu

Export Article

Open AccessArticle
Cryptography 2018, 2(4), 27; https://doi.org/10.3390/cryptography2040027

Improving Performance and Mitigating Fault Attacks Using Value Prediction

1
Qualcomm Technologies, Inc., Raleigh, NC 27617, USA
2
Qualcomm Technologies, Inc., San Diego, CA 92121, USA
This paper is an extended version of our paper published in 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Washington, DC, USA, 30 April–4 May 2018; pp. 235–238.
*
Author to whom correspondence should be addressed.
Received: 24 July 2018 / Revised: 20 September 2018 / Accepted: 20 September 2018 / Published: 23 September 2018
Full-Text   |   PDF [2098 KB, uploaded 25 September 2018]   |  

Abstract

We present Value Prediction for Security (VPsec), a novel hardware-only framework to counter fault attacks in modern microprocessors, while preserving the performance benefits of Value Prediction (VP.) VP is an elegant and hitherto mature microarchitectural performance optimization, which aims to predict the data value ahead of the data production with high prediction accuracy and coverage. Instances of VPsec leverage the state-of-the-art Value Predictors in an embodiment and system design to mitigate fault attacks in modern microprocessors. Specifically, VPsec implementations re-architect any baseline VP embodiment with fault detection logic and reaction logic to mitigate fault attacks to both the datapath and the value predictor itself. VPsec also defines a new mode of execution in which the predicted value is trusted rather than the produced value. From a microarchitectural design perspective, VPsec requires minimal hardware changes (negligible area and complexity impact) with respect to a baseline that supports VP, it has no software overheads (no increase in memory footprint or execution time), and it retains most of the performance benefits of VP under realistic attacks. Our evaluation of VPsec demonstrates its efficacy in countering fault attacks, as well as its ability to retain the performance benefits of VP on cryptographic workloads, such as OpenSSL, and non-cryptographic workloads, such as SPEC CPU 2006/2017. View Full-Text
Keywords: modern microprocessors; value prediction; performance; fault attack; fault mitigation modern microprocessors; value prediction; performance; fault attack; fault mitigation
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Sheikh, R.; Cammarota, R. Improving Performance and Mitigating Fault Attacks Using Value Prediction. Cryptography 2018, 2, 27.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Cryptography EISSN 2410-387X Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top