Next Article in Journal
Image Registration with Particles, Examplified with the Complex Plasma Laboratory PK-4 on Board the International Space Station
Previous Article in Journal
Deep Learning for Breast Cancer Diagnosis from Mammograms—A Comparative Study
Previous Article in Special Issue
High-Throughput Line Buffer Microarchitecture for Arbitrary Sized Streaming Image Processing
Article Menu

Export Article

Open AccessArticle
J. Imaging 2019, 5(3), 38;

High-Level Synthesis of Online K-Means Clustering Hardware for a Real-Time Image Processing Pipeline

Electrical and Computer Engineering Department, King Abdulaziz University, Jeddah 21589, Saudi Arabia
Author to whom correspondence should be addressed.
Received: 29 November 2018 / Revised: 6 March 2019 / Accepted: 7 March 2019 / Published: 14 March 2019
(This article belongs to the Special Issue Image Processing Using FPGAs)
Full-Text   |   PDF [5883 KB, uploaded 14 March 2019]   |  


The growing need for smart surveillance solutions requires that modern video capturing devices to be equipped with advance features, such as object detection, scene characterization, and event detection, etc. Image segmentation into various connected regions is a vital pre-processing step in these and other advanced computer vision algorithms. Thus, the inclusion of a hardware accelerator for this task in the conventional image processing pipeline inevitably reduces the workload for more advanced operations downstream. Moreover, design entry by using high-level synthesis tools is gaining popularity for the facilitation of system development under a rapid prototyping paradigm. To address these design requirements, we have developed a hardware accelerator for image segmentation, based on an online K-Means algorithm using a Simulink high-level synthesis tool. The developed hardware uses a standard pixel streaming protocol, and it can be readily inserted into any image processing pipeline as an Intellectual Property (IP) core on a Field Programmable Gate Array (FPGA). Furthermore, the proposed design reduces the hardware complexity of the conventional architectures by employing a weighted instead of a moving average to update the clusters. Experimental evidence has also been provided to demonstrate that the proposed weighted average-based approach yields better results than the conventional moving average on test video sequences. The synthesized hardware has been tested in real-time environment to process Full HD video at 26.5 fps, while the estimated dynamic power consumption is less than 90 mW on the Xilinx Zynq-7000 SOC. View Full-Text
Keywords: image segmentation; K-Means; image processing pipeline; FPGA; high-level synthesis image segmentation; K-Means; image processing pipeline; FPGA; high-level synthesis

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Supplementary material


Share & Cite This Article

MDPI and ACS Style

Badawi, A.; Bilal, M. High-Level Synthesis of Online K-Means Clustering Hardware for a Real-Time Image Processing Pipeline. J. Imaging 2019, 5, 38.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
J. Imaging EISSN 2313-433X Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top