Next Article in Journal
Smart Sensing: An Info-Structural Model of Cognition for Non-Interacting Agents
Previous Article in Journal
LoS Theoretical and Experimental MIMO Study from 1–40 GHz in Indoor Environments
Open AccessArticle

A Systolic Accelerator for Neuromorphic Visual Recognition

College of Computer Science and Technology, National University of Defense Technology, Changsha 410000, China
National Innovation Institute of Defense Technology, Beijing 100000, China
Author to whom correspondence should be addressed.
Electronics 2020, 9(10), 1690;
Received: 27 August 2020 / Revised: 6 October 2020 / Accepted: 10 October 2020 / Published: 15 October 2020
(This article belongs to the Section Computer Science & Engineering)
Advances in neuroscience have encouraged researchers to focus on developing computational models that behave like the human brain. HMAX is one of the potential biologically inspired models that mimic the primate visual cortex’s functions and structures. HMAX has shown its effectiveness and versatility in multi-class object recognition with a simple computational structure. It is still a challenge to implement the HMAX model in embedded systems due to the heaviest computational S2 phase of HMAX. Previous implementations such as CoRe16 have used a reconfigurable two-dimensional processing element (PE) array to speed up the S2 layer for HMAX. However, the adder tree mechanism in CoRe16 used to produce output pixels by accumulating partial sums in different PEs increases the runtime for HMAX. To speed up the execution process of the S2 layer in HMAX, in this paper, we propose SAFA (systolic accelerator for HMAX), a systolic-array based architecture to compute and accelerate the S2 stage of HMAX. Using the output stationary (OS) dataflow, each PE in SAFA not only calculates the output pixel independently without additional accumulation of partial sums in multiple PEs, but also reduces the multiplexers applied in reconfigurable accelerators. Besides, data forwarding for the same input or weight data in OS reduces the memory bandwidth requirements. The simulation results show that the runtime of the heaviest computational S2 stage in HMAX model is decreased by 5.7%, and the bandwidth required for memory is reduced by 3.53 × on average by different kernel sizes (except for kernel = 12) compared with CoRe16. SAFA also obtains lower power and area costs than other reconfigurable accelerators from synthesis on ASIC. View Full-Text
Keywords: neuromorphic algorithm; HMAX model; systolic array; hardware accelerator neuromorphic algorithm; HMAX model; systolic array; hardware accelerator
Show Figures

Figure 1

MDPI and ACS Style

Tian, S.; Wang, L.; Xu, S.; Guo, S.; Yang, Z.; Zhang, J.; Xu, W. A Systolic Accelerator for Neuromorphic Visual Recognition. Electronics 2020, 9, 1690.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

Search more from Scilit
Back to TopTop