Next Article in Journal
A Low-Dropout Regulator with PSRR Enhancement through Feed-Forward Ripple Cancellation Technique in 65 nm CMOS Process
Next Article in Special Issue
File Type and Access Pattern Aware Buffer Cache Management for Rendering Systems
Previous Article in Journal
Towards a Lightweight Detection System for Cyber Attacks in the IoT Environment Using Corresponding Features
Open AccessFeature PaperArticle

DSFTL: An Efficient FTL for Flash Memory Based Storage Systems

1
Computer Engineering, Ajou University, Suwon 16499, Korea
2
Computer Science and Technology, Tiangong University, Tianjin 300387, China
3
Department of Software, Sejong University, Seoul 05006, Korea
*
Author to whom correspondence should be addressed.
Electronics 2020, 9(1), 145; https://doi.org/10.3390/electronics9010145
Received: 6 December 2019 / Revised: 9 January 2020 / Accepted: 10 January 2020 / Published: 12 January 2020
(This article belongs to the Special Issue Design and Implementation of an Efficient Future Memory Systems)
Flash memory is widely used in solid state drives (SSD), smartphones and so on because of their non-volatility, low power consumption, rapid access speed, and resistance to shocks. Due to the hardware features of flash memory that differ from hard disk drives (HDD), a software called FTL (Flash Translation Layer) was presented. The function of FTL is to make flash memory device appear as a block device to its host. However, due to the erase before write features of flash memory, flash blocks need to be constantly availed through the garbage collection (GC) of invalid pages, which incurs high-priced overhead. In the previous hybrid mapping schemes, there are three problems that cause GC overhead. First, operation of partial merge causes more page copies than operation of switch merge. However, many authors just concentrate on reducing operation of full merge. Second, the availability between a data block and a log block makes the space availability of the log block lower, and it also generates a very high-priced operation of full merge. Third, the space availability of the data block is low because the data block, which has many free pages, is merged. Therefore, we propose a new FTL named DSFTL (Dynamic Setting for FTL). In this FTL, we use many SW (sequential write) log blocks to increase operation of switch merge and to decrease operation of partial merge. In addition, DSFTL dynamically handles the data blocks and log blocks to reduce the operations of erase and the high-priced operation of full merge. Additionally, our scheme prevents the data block with many free pages from being merged to increase the space availability of the data block. Our extensive experimental results prove that our proposed approach (DSFTL) reduces the count of erase and increases the operation of switch merge. As a result, DSFTL decreases the garbage collection overhead. View Full-Text
Keywords: flash memory; flash translation layer; file system flash memory; flash translation layer; file system
Show Figures

Figure 1

MDPI and ACS Style

Chae, S.-J.; Mativenga, R.; Paik, J.-Y.; Attique, M.; Chung, T.-S. DSFTL: An Efficient FTL for Flash Memory Based Storage Systems. Electronics 2020, 9, 145.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop