Next Article in Journal
An Optimized Additive Manufacturing Strategy for Low-Impedance Electronics
Next Article in Special Issue
A Configuration Method for Synchronous Condensers Driven by Full Electromagnetic Transient Simulation
Previous Article in Journal
Dynamic Multi-Product Integrated Scheduling Algorithm with Urgent Delivery Date
Previous Article in Special Issue
Characteristics and Protection Methods for Double-Circuit HVDC Transmission Lines on the Same Tower Considering DC Line-Touching Faults
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Pole-to-Pole Fault Current Impact Factors Analysis Based on Equivalent Impedance for Modular Multilevel Converter High-Voltage Direct Current System

1
State Grid Xinjiang Electric Power Research Institute, Urumqi 830047, China
2
State Grid Shandong Electric Power Research Institute, Jinan 250014, China
*
Author to whom correspondence should be addressed.
Electronics 2025, 14(4), 694; https://doi.org/10.3390/electronics14040694
Submission received: 7 January 2025 / Revised: 5 February 2025 / Accepted: 6 February 2025 / Published: 11 February 2025

Abstract

:
The fault current in MMC HVDC systems suffers from a quick rising rate and no zero-cross problems, which makes it hard to cut off and has become the main problem when promoting MMC dc systems. Among the different types of faults, the pole-to-pole fault is the most serious one. Hence, to clarify the discharging mechanism during pole-to-pole faults and determine the influential factors, this paper proposes a simplified modeling method for MMC HVDC fault current impact factors analysis. The proposed method uses the simplified MMC circuit when faults happen, and the frequency domain model is then established for fault current analysis. Considering that the fault period concerned always is less than 10 ms, the high-frequency part impedance characteristics of the established model are carefully studied when device parameters are varied. The smoothing reactor has a significant influence on the high-frequency impedance, while the arm inductance and arm resistance have much less impact on high-frequency impedance. This demonstrates, theoretically, that the pole-to-pole fault current is basically influenced by the smoothing reactor rather than other impact factors. The calculation results based on the model also prove that fault current will change a lot if the smoothing reactor’s parameters are different. The analysis verifies the accuracy of the equivalent model and supplies a theoretical analysis tool for MMC HVDC fault current analysis.

1. Introduction

The Modular Multilevel Converter (MMC) is a novel converter [1,2,3] characterized by low losses, easy modular cascade expansion, and the capability to achieve multilevel voltage output. Leveraging these advantages, the MMC has led to the development of the Modular Multilevel Converter Multi-Terminal High-Voltage Direct Current (MMC-MTDC) system. Flexible DC transmission technology, which meets the requirements for large-capacity and high-stability power transmission while enabling stable grid integration of clean energy generation, has become a focal point of current research [4,5].
Currently, multi-terminal DC transmission projects are sprouting up both domestically and internationally. In 2002, the United States officially proposed the “Smart Grid” project, planning over 60 flexible DC transmission projects over the next two decades to meet the significant demands of renewable energy development and the construction of a clean, flexible, and environmentally friendly smart grid [6]. In 2008, Europe utilized DC grid technology to integrate wind power from the North Sea and the Baltic Sea, as well as photovoltaic power from North Africa and the Middle East. In 2010, the United States commissioned its first MMC-MTDC project, significantly enhancing the stability and large-capacity power supply of the San Francisco power system. In 2011, the US built a backbone grid based on advanced DC transmission technology to accommodate the rapid expansion of new energy sources. In 2014, China commissioned a five-terminal project in Zhoushan, featuring diverse operation modes and enabling the transmission of green electricity from large-scale wind power integration.
Looking ahead, China will develop large-scale and complex AC-DC hybrid grids, necessitating further research. However, practical experience with MMC-MTDC systems is limited globally; thus, many unresolved challenges remain. Unlike AC systems, MMC-MTDC systems exhibit low inertia, numerous controllers, and susceptibility to submodule breakdown. Consequently, DC line short-circuit faults pose a significant overcurrent risk. Failure to effectively mitigate these faults can lead to converter station shutdowns and even the collapse of the DC system. As DC grids expand, the frequency of fault events is increasing.
In the early stages, the mainstream method used for fault current analysis and calculation in VSC HVDC grids was electromagnetic transient simulation [7,8]. By establishing electromagnetic transient simulation models, the fault characteristics of various faults in VSC HVDC systems were analyzed, and the evolution features of DC faults were summarized. Reference [9] conducted simulation studies on the fault characteristics and evolution mechanisms of three types of faults in MMC-HVDC systems: DC line breaks, pole-to-ground, and pole-to-pole short circuits. Reference [10] analyzed the DC fault characteristics in multi-terminal DC systems, simulated their response characteristics, and further proposed corresponding control strategies and protection sequences, enhancing the fault ride-through capability. Although simulation methods can yield accurate results, they are limited to obtaining current and voltage information for the specific faults set. Additionally, the detailed modeling process of power electronic converters is complex and computationally time-consuming, making it difficult to further quantitatively analyze the influence of circuit parameters, grid structures, and operating modes on fault currents. Therefore, the application of this method is limited.
Scholars both domestically and internationally have conducted extensive research on DC fault calculation, continuously refining computational methods. For the calculation of DC fault currents in a single MMC, the second-order discharge characteristics of the fault circuit are primarily utilized to solve differential equations. Reference [11] established a transient analysis model for DC pole-to-ground faults, categorizing the capacitive discharge process into underdamped oscillation and overdamped non-oscillation scenarios based on the grounding impedance, and providing time-domain expressions for capacitive voltage and discharge current in each case. Reference [12] equated the fault circuit of a pole-to-pole short-circuit fault to an RLC oscillatory discharge circuit, deriving formulas for capacitive voltage and arm current calculations, and presenting the peak value of the short-circuit current along with the time at which it occurs.
Reference [13] proposed a method for calculating inter-pole fault currents based on original differential equations, discussing the key components that influence the fault current. However, the high-order differential equations used in fault current calculations are cumbersome, limiting their application in fault current analysis for large-scale DC grids. To address this computational challenge, a state-space model is introduced in reference [14] to calculate inter-pole fault currents in multi-terminal DC systems, providing highly accurate and efficient numerical solutions. Based on the state-space model of MMCs, fault current characteristics can be analyzed to a certain extent. Reference [15] establishes state-space equations to solve the time-domain variation curves of fault currents and voltages in a four-terminal system, achieving high-precision solutions but involving a 18th-order matrix, making the solution process cumbersome and lacking in an analytical expression. To derive an analytical expression for fault currents, reference [16] equivalently transforms a three-terminal ring network into a two-terminal open network, yielding a clear expression with an error within 10%, which is slightly high. Reference [17] divides the DC grid lines into inner and outer zones based on the number of smoothing reactors separating them from the fault point, directly treating the outer zone as open-circuit, providing a valuable approach for studying analytical expressions. Reference [14] establishes a two-terminal system network model, providing initial and modified matrix equations for the DC grid before a fault, enhancing computational efficiency and quantitatively analyzing the transient characteristics of short-circuit currents in flexible DC grids under various operating conditions. However, it fails to analyze the intrinsic relationships between fault currents and various parameters. Reference [13] considers the impact of submodule arm currents, AC-side feeding, and converter control, concluding that the AC side has almost no influence on the injection of DC fault currents.
Flexible DC grids, composed of numerous power electronic devices with low inertia coefficients and incorporating a multitude of controllers, exhibit fault mechanisms that are fundamentally different from those of AC systems. In terms of mechanism research, most literature primarily focuses on establishing equivalent models to explore fault paths. Reference [18] introduces an approximate analysis model for calculating pole-to-ground faults in MMC-HVDC systems, laying the groundwork for fault mechanism studies. Reference [19] proposes fault protection strategies for pole-to-ground faults in MMC-HVDC systems, accompanied by a detailed analysis of fault paths. Reference [20] delves into the evolution of fault currents and the mechanisms leading to system overvoltage following pole-to-ground and pole-to-pole faults in MMC-HVDC systems based on a system fault model; however, this study remains at the theoretical level without considering practical engineering scenarios.
Reference [21], grounded in the actual Zhangbei project, investigates fault evolution processes, feature detection principles, and fault-influencing factors, contributing to practical engineering significance. Nonetheless, this theory is still at the qualitative analysis stage, lacking a theoretical derivation method. Reference [22] demonstrates that short-circuit fault currents are supplied by both the AC system feed and submodule capacitor discharge. Through theoretical and simulation analyses, the equivalent capacitance value of the converter station’s arm is determined, clarifying the sources of fault currents and the total discharge of submodules. Reference [23] further refines the accuracy of these capacitance values by proposing that both the modulation ratio and short-circuit ratio affect the equivalent capacitance, thereby correcting the capacitance value accuracy presented in earlier literature.
In summary, while the existing literature has conducted detailed analyses and calculations of DC fault characteristics in flexible DC grids, taking into account factors such as control systems and AC infeed [24], and proposing accurate methods for fault current calculation, these studies have also significantly simplified the computational process by leveraging the distribution characteristics of fault currents while maintaining practical engineering precision. This has provided valuable insights for the in-depth investigation of DC fault mechanisms and equipment selection. However, among the current calculation methods, there is a notable lack of research that quantitatively analyzes the factors influencing fault currents. Basically, the above methods can be divided into two types, namely the numerical computation and direct calculation method, based on discharging circuits. The following table lists the typical existing models for DC fault current calculations and their advantages and disadvantages. It can be seen from Table 1 that each method has disadvantages.
This paper derives an explicit expression for calculating fault currents in VSC-DC transmission systems directly based on the theory and conducts an in-depth analysis of various factors affecting the level of DC fault currents using changes in frequency-domain impedance characteristics.
The novelties of this paper can be concluded as follows:
(1) The simplified equivalent model for the DC side fault current is proposed in this paper. The model considers the control loop’s impact and has more accuracy than traditional models.
(2) Different parameters’ impacts on MMC are analyzed based on the proposed model. The most influential components influencing the fault currents are studied, based on the high-frequency impedance evaluations.
The structure of the paper is as follows: Section 2 introduces the MMC circuit and model with different control modes, Section 3 proposes the MMC equivalent impedance model for fault current analysis, Section 4 analyzes the fault current impact factor based on impedance calculation and makes simulation verifications, and Section 5 concludes the paper.

2. MMC Circuit and Model in Different Control Modes

2.1. Equivalent Circuit for Converter

The internal commutation process of the Modular Multilevel Converter (MMC) is intricate, making it challenging to describe with a state-switching function. Furthermore, the studies discussed herein focus on the DC grid system and do not delve into the specific commutation processes within the converter. This is because the time scope for faults current analysis taken into consideration in this paper is very short: 10 ms. In such transient periods, the losses, AC–side interactions, electromagnetic coupling effects, and harmonics will not have an obvious impact on the fault current, because these factors always take time to have an impact.
Therefore, from the perspective of the external characteristics of the DC grid, based on the principle of power balance, the MMC can be equivalently represented as a controlled current source. The DC side of the MMC is simplified as an RLC circuit incorporating this controlled current source, as illustrated in Figure 1. Neglecting the losses within the converter station, it is assumed that all the AC power injected into the station is converted into the injected power on the DC side.
In the figure, ug represents the amplitude of the equivalent power supply voltage; Rg and Lg denote the equivalent resistance and inductance of the equivalent power supply, respectively; Rt and Lt represent the equivalent resistance and inductance of the converter transformer, respectively; Rm and Lm are the resistance and inductance of the bridge arm, respectively; Kt is the turns ratio of the converter transformer; us and is are the voltage and current at the Point of Common Coupling (PCC), respectively; uc and uceq are the AC equivalent internal electromotive force of the Modular Multilevel Converter (MMC) and the total DC component of the capacitor voltages of the invested submodules, respectively; idc and udc are the output DC and port DC voltage of the MMC, respectively; and Ceq = 6 C/N is the equivalent DC capacitance, where C is the submodule capacitance and N is the number of submodules in the bridge arm.
The mathematical model at DC side can be expressed as follows:
u dc = u ceq R eq i dc L eq d i dc d t i dc = p c u ceq C eq d u ceq d t
By conducting a small-signal analysis of Equation (1) at the steady-state operating point, we obtain the simplified small-signal linearized model of the converter as follows:
Δ u dc = U ceq 0 P c 0 + s C eq U ceq 0 2 Δ p c U ceq 0 2 P c 0 + s C eq U ceq 0 2 + R eq + s L eq Δ i dc
In the equation, variables denoted by uppercase letters with a subscript of 0 represent the steady-state values of the corresponding physical quantities; Δ signifies a small disturbance signal for that physical quantity.

2.2. The Modeling of the AC System and the Inner Control Loop

From Figure 1, the electromagnetic transient equation for the AC side of the Modular Multilevel Converter (MMC) can be derived.
L s d i sd d t = u sd u cd R s i sd ω L s i sq L s d i sq d t = u sq u cq R s i sq + ω L s i sd
L ac d i sd d t = u gd u cd R ac i sd ω L ac i sq L ac d i sq d t = u gq u cq R ac i sq + ω L ac i sd
L s = L t + L m 2 K t 2 , R s = R t + R m 2 K t 2 L ac = L g + L s , R ac = R g + R s
Based on the control principle of the MMC’s DC side, the expression for the reference voltage can be obtained.
u cd * = u sd ω L s i sq G id ( i sd * i sd ) u cq * = u sq + ω L s i sd G iq ( i sq * i sq )
In the equation, Gid and Giq represent the transfer functions of the inner-loop Proportional–Integral (PI) controllers for the d-axis and q-axis, respectively. Neglecting any delays and assuming that the output voltage is equal to the reference voltage, by substituting Equation (6) into the small-signal model of Equation (3), we obtain the following equation:
Δ i sd = G id R s + s L s + G id Δ i sd * = A d Δ i sd * Δ i sq = G iq R s + s L s + G iq Δ i sq * = A q Δ i sq *

2.3. The Modeling of the Outer Control Loop in Different Modes

Constant power control mode
When the converter adopts constant power control, the reference value for the inner current loop is given as follows:
i sd * = G od P * P i sq * = G oq Q * Q
In the equation, God and Goq represent the transfer functions of the outer-loop Proportional–Integral (PI) controllers for the d-axis and q-axis, respectively. P* and Q* denote the reference values for active power and reactive power, respectively. By linearizing Equation (8), we obtain
Δ i sd * = G od Δ P * Δ P = G od Δ P * U sd 0 Δ i sd + I sd 0 Δ u sd + U sq 0 Δ i sq + I sq 0 Δ u sq = G od Δ P * U sd 0 R g + s L g I sd 0 + ω L g I sq 0 B d 1 Δ i sd U sq 0 R g + s L g I sq 0 ω L g I sd 0 B d 2 Δ i sq = G od Δ P * + B d 1 Δ i sd + B d 2 Δ i sq Δ i sq * = G oq Δ Q * Δ Q = G oq Δ Q * U sd 0 Δ i sq + I sq 0 Δ u sd U sq 0 Δ i sd I sd 0 Δ u sq = G oq Δ Q * + U sq 0 + R g + s L g I sq 0 + ω L g I sd 0 B q 1 Δ i sd U sd 0 + R g + s L g I sd 0 ω L g I sq 0 B q 2 Δ i sq = G oq Δ Q * + B q 1 Δ i sd + B q 2 Δ i sq
By substituting (9) into (8), we obtain:
Δ i sd = A d G od A d A q B q 2 G od G oq Δ P * + A d A q B d 2 G od G oq Δ Q * 1 A d B d 1 G od A q B q 2 G oq + A d A q B d 1 B q 2 G od G oq A d A q B d 2 B q 1 G od G oq = C d 1 Δ P * + C d 2 Δ Q * Δ i sq = A d A q B q 1 G od G oq Δ P * + A q G oq A d A q B d 1 G od G oq Δ Q * 1 A d B d 1 G od A q B q 2 G oq + A d A q B d 1 B q 2 G od G oq A d A q B d 2 B q 1 G od G oq = C q 1 Δ P * + C q 2 Δ Q *
Constant DC voltage control mode
When the converter adopts constant DC voltage control, the reference value for the inner current loop is given as follows:
i sd * = G od U dc * u dc i sq * = G oq Q * Q
By linearizing Equation (11), we obtain
Δ i sd * = G od Δ U dc * Δ u dc Δ i sq * = G oq Δ Q * Δ Q = G oq Δ Q * + B q 1 Δ i sd + B q 2 Δ i sq
By substituting (12) into (8), the equivalent model for constant DC voltage control can be written as follows:
Δ i sd = A d G od Δ U dc * A d G od Δ u dc = D d 1 Δ U dc * + D d 2 Δ u dc Δ i sq = A d A q B q 1 G od G oq Δ U dc * + A q G oq Δ Q * A d A q B q 1 G od G oq Δ u dc 1 A q B q 2 G oq = Dq1 Δ Udc* + Dq2 Δ Q* + Dq3 Δ udc
Droop control
When the converter adopts droop control, the reference value for the inner current loop is given as follows:
i sd * = G od K d U dc * u dc + P * P i sq * = G oq Q * Q
Similarly, by linearizing Equation (14) and substituting (14) into (8), the equivalent model for droop control can be written as follows:
Δ i sd = A d G od A d A q B q 2 G od G oq Δ P * + K d Δ U dc * K d Δ u dc + A d A q B d 2 G od G oq Δ Q * + 1 A d B d 1 G od A q B q 2 G oq + A d A q B d 1 B q 2 G od G oq A d A q B d 2 B q 1 G od G oq = C d 1 Δ P * + K d C d 1 Δ U dc * K d C d 1 Δ u dc + C d 2 Δ Q * Δ i sq = A d A q B q 1 G od G oq Δ P * + K d Δ U dc * K d Δ u dc + A q G oq A d A q B d 1 G od G oq Δ Q * 1 A d B d 1 G od A q B q 2 G oq + A d A q B d 1 B q 2 G od G oq A d A q B d 2 B q 1 G od G oq = C q 1 Δ P * + K d C q 1 Δ U dc * K d C q 1 Δ u dc + C q 2 Δ Q *

3. The MMC Equivalent Impedance Model for Fault Current Analysis

3.1. MMC Detailed Equivalent Impedance Model

The linearized mathematical model for the active power injected into the converter is represented as follows:
Δ p c = U cd 0 Δ i sd + I sd 0 Δ u cd + U cq 0 Δ i sq + I sq 0 Δ u cq = U cd 0 R ac + s L ac I sd 0 + ω L ac I sq 0 Δ i sd + U cq 0 R ac + s L ac I sq 0 ω L ac I sd 0 Δ i sq = E1 Δ isd + E2 Δ isq
By substituting Equations (10), (13) and (15) into Equation (16), respectively, and converting them into nominal values, we obtain the expressions for the injected power under the three control modes:
Δ p c = E 1 C d 1 + E 2 C q 1 Δ P * + E 1 C d 2 + E 2 C q 2 Δ Q *
Δ p c = E 1 D d 1 + E 2 D q 1 P B U dcB Δ U dc * + E 2 D q 2 Δ Q *     + E 1 D d 2 + E 2 D q 3 P B U dcB Δ u dc
Δ p c = E 1 C d 1 + E 2 C q 1 Δ P * + E 1 C d 2 + E 2 C q 2 Δ Q *     + K d E 1 C d 1 + E 2 C q 1 P B U dcB Δ U dc * K d E 1 C d 1 + E 2 C q 1 P B U dcB Δ u dc
By substituting Equations (17)–(19) into Equation (2), respectively, we obtain the Thevenin equivalent model of the converter.
Δ u dc = U ceq 0 E 1 C d 1 + E 2 C q 1 Δ P * P c 0 + s C eq U ceq 0 2 + U ceq 0 E 1 C d 2 + E 2 C q 2 Δ Q * P c 0 + s C eq U ceq 0 2     Uceq02Pc0+sCeqUceq02+Req+sLeq Δ idc = F PQ _ Pr ef Δ P * + F PQ _ Q r ef Δ Q * F PQ _ idc Δ i dc
Δ u dc = U ceq 0 E 1 D d 1 + E 2 D q 1 P c 0 + s C eq U ceq 0 2 P B U dcB Δ U dc * + U ceq 0 E 2 D q 2 P c 0 + s C eq U ceq 0 2 Δ Q * 1 U ceq 0 E 1 D d 2 + E 2 D q 3 P c 0 + s C eq U ceq 0 2 P B U dcB       U ceq 0 2 P c 0 + s C eq U ceq 0 2 + R eq + s L eq Δ i dc 1 U ceq 0 E 1 D d 2 + E 2 D q 3 P c 0 + s C eq U ceq 0 2 P B U dcB = F UdcQ _ Udc r ef Δ U dc * + F UdcQ _ Q r ef Δ Q * F UdcQ _ idc Δ i dc
Δ u dc = U ceq 0 E 1 C d 1 + E 2 C q 1 P c 0 + s C eq U ceq 0 2 Δ P * + U ceq 0 K d E 1 C d 1 + E 2 C q 1 P c 0 + s C eq U ceq 0 2 P B U dcB Δ U dc * 1 + U ceq 0 K d E 1 C d 1 + E 2 C q 1 P c 0 + s C eq U ceq 0 2 P B U dcB       + U ceq 0 E 1 C d 2 + E 2 C q 2 P c 0 + s C eq U ceq 0 2 Δ Q * U ceq 0 2 P c 0 + s C eq U ceq 0 2 + R eq + s L eq Δ i dc 1 + U ceq 0 K d E 1 C d 1 + E 2 C q 1 P c 0 + s C eq U ceq 0 2 P B U dcB = F droop _ P r ef Δ P * + F droop _ Udc r ef Δ U dc * + F droop _ Q r ef Δ Q * F droop _ idc Δ i dc
The DC impedances of converters employing constant power control, constant voltage control, and droop control are denoted as FPQ_idc, FUdcQ_idc, and Fdroop_idc, respectively.

3.2. The Simplified MMC Equivalent Impedance Model for Fault Current Analysis

The MMC DC impedance expression established in the previous section has a high order, leading to slow computation and low efficiency when analyzing the fault damping characteristics of large-scale DC grids. Therefore, it is necessary to obtain a simplified impedance model for the MMC by eliminating variables that have minimal impact on the damping characteristics during the initial stage of a fault.
Based on the simplified circuit of the MMC shown in Figure 1, the relationship between power, voltage, and current on the DC side can be derived as follows:
Δ p c = u ceq 0 Δ i d + i d 0 Δ u ceq Δ u ceq = Δ u dc + R ceq + s L ceq Δ i d c Δ i d = s C ceq Δ u dc + 1 + s C ceq R ceq + s L ceq Δ i dc
In the equation, id represents the current injected into the converter from the valve side.
As analyzed previously, the DC impedance of the converter is closely related to its control model. For converters employing constant active power control, it can be assumed that the AC power injected into the converter station matches the reference value set by the power controller. Even in the event of a DC line fault, the injected power remains constant in the short term. Furthermore, the power conversion efficiency of the MMC (Modular Multilevel Converter) is extremely high, allowing us to neglect active power losses. Therefore, it can be concluded that:
Δ p c = 0
By substituting Equation (24) into Equation (23) and simplifying, we obtain the simplified DC impedance of the MMC as follows:
Z dc = U ceq 0 1 + s C ceq R ceq + s L ceq + I d 0 R ceq + s L ceq I d 0 + s C ceq U ceq 0
For converters employing constant DC voltage control, the power injected into the converter from the AC side, denoted as pc, can be expressed as follows:
p c = 1.5 U sd 0 i sd 1.5 i sd 2 R s + s L s
Due to the extremely fast response speed of the inner current loop, for the sake of simplifying the analysis, it is equivalent to a delay element. The d-axis component of the AC current, denoted as isd, can be represented as follows:
i sd = U dc * u dc k p 1 + k i 1 s 1 1 + τ s
In the equation, τ represents the time constant of the delay element. Substituting Equation (27) into Equation (26), we obtain:
Δ p c = k p 1 s + k i 1 s 1 + τ s 3 2 U sd 0 3 I sd 0 R s + s L s Δ u dc
By substituting Equation (28) into Equation (27) and performing simplification, we obtain the simplified DC impedance of the MMC as follows:
Z dc = U ceq 0 1 + s C ceq R ceq + s L ceq + I d 0 R ceq + s L ceq k p 1 s + k i 1 s 1 + τ s 3 2 U sd 0 3 I sd 0 R s + s L s + I d 0 + s C ceq U ceq 0

3.3. The Fault Current Calculation Method Based on MMC Equivalent Model

It should be noted that the harmonic state space is also usually used for dynamic stability analysis, namely oscillation analysis, and the time scope for oscillation analysis is usually large, lasting up to several seconds. But the DC fault current time scope narrows to several milliseconds. Thus, the harmonic state space cannot be used for fault current analysis. To analyze the fault current in frequency domain, a suitable equivalent impedance model should be investigated, as proposed in this paper.
When a fault occurs on the DC line, the voltage at the fault point can be viewed as the superposition of the pre-fault voltage Uf and an additional voltage source −Uf. According to the superposition principle, the entire system can be regarded as the superposition of a normal operating network without the fault additional source and a fault additional network where only the fault additional source acts. The analysis of the fault current can be conducted solely within the fault additional network. The obtained voltages and currents are all fault components, and by adding them to their respective normal operating components, the total quantities after the fault can be obtained. The fault network of a bipolar short-circuit fault on the DC line in a two-terminal MMC-HVDC system is shown in Figure 2.
Thus, the fault current expression of If1 and If2 can be written as follows:
I f 1 = U f ( s ) / Z d c 1 + Z L 1 + R f Z d c 1 + Z d c 2 + Z L 1 + Z L 2 Z d c 2 + Z L 2
I f 2 = U f ( s ) / Z d c 2 + Z L 2 + R f Z d c 1 + Z d c 2 + Z L 1 + Z L 2 Z d c 1 + Z L 1
In the equation, the fault additional source −Uf takes the form of a step function, and its complex frequency domain expression is −Uf/s.
Next, the aforementioned fault current calculation method will be verified. The impedances of the converter stations are calculated using both the proposed simplified impedance method and the traditional RLC equivalent impedance method to determine the inter-pole short-circuit fault current in a two-terminal MMC-HVDC system. The conventional RLC model is widely used and can be taken as the comparable standard model. The parameters used for the calculations are listed in Table 2, and the comparison results are shown in Figure 3.
The simulation results indicate that, since the fault current calculation within the first 10 ms is primarily influenced by the high-frequency components of the impedance, the simplified impedance of the constant power station, which only modifies the steady-state characteristics in the low-frequency range compared to the RLC impedance, yields results that are not significantly different. In contrast, the simplified impedance of the constant voltage station not only accounts for the steady-state characteristics in the low-frequency range but also incorporates the outer PI control, thereby correcting the impedance in the mid-to-high-frequency range. As the fault duration increases, the accuracy of the simplified impedance calculation becomes increasingly evident compared to the RLC impedance.
Specifically, the RLC model does not consider the inner and outer control loop of MMC, such that the control impact of converter cannot be calculated. Although the model proposed by this paper results in the same curves as the traditional RLC from Figure 3a, from Figure 3b, it can be seen that the proposed method has more accuracy compared with traditional RLC. This is because the converter in constant active power basically has no impact on the fault current, while the constant DC voltage control can have a greater influence on the fault current. As for the calculation speed, it can be clearly seen from (30) and (31) that the main difference in the proposed model is the equivalent impedance, which can be easily calculated once the control parameters have been determined. Thus, the calculation speed is basically the same as that achieved using a traditional model.

4. The Fault Current Impact Factor Analysis Based on Impedance Calculation

4.1. The Device Parameters’ Impact on Equivalent Impedance

Using the DC impedance expression and the fault current calculation formula, we have identified the device parameters that influence the damping characteristics, which include (1) the arm inductance; (2) the arm resistance; (3) the submodule capacitance; and (4) the smoothing reactor.
Next, taking the two-terminal MMC-HVDC system shown in Figure 2 as an example, we will analyze the individual impacts of these six device parameters on the damping characteristics. Assuming that the fault occurs at the midpoint of the DC line, we will plot the frequency domain amplitude diagram of the fault impedance for different values of each device parameter. The fault impedance includes the DC impedance of the converter station, the smoothing reactor, and the line inductance.
The arm inductance’s impact on equivalent impedance
With the arm inductance values set at 20 mH, 40 mH, 60 mH, 80 mH, and 100 mH, respectively, the frequency domain amplitude plots for Zf1 and Zf2 are illustrated in Figure 4, where f denotes the frequency domain, and its unit is Hz. The expressions of Zf1 and Zf1 are as shown in Equation (32).
Z f 1 = Z d c 1 + R L 1 + s L d c + L L 1 Z f 1 = Z d c 2 + R L 2 + s L d c + L L 2
The left converter station employs constant active power control, resulting in consistent transmission power in the time domain and a constant impedance magnitude at low frequencies in the frequency domain. In contrast, the right converter station, utilizing constant DC voltage control, experiences variations in impedance with changes in transmission power, leading to a non-constant impedance magnitude at low frequencies. Alterations in the arm inductance have minimal impact on the impedance at low frequencies. However, at mid-to-high frequencies, as the arm inductance increases, the fault impedance magnitude also increases, exhibiting a uniform growth trend. According to the formula for calculating the fault current rise rate, the current state at the moment of fault is determined by the inductance in the circuit; a larger inductance value results in a slower fault rise rate, which corresponds to a higher impedance at high frequencies in the frequency domain. The fault impedance characteristics shown in Figure 4 align with this conclusion.
The arm resistance’s impact on equivalent impedance.
With the arm resistance values set at 1 Ω, 3 Ω, 5 Ω, 7 Ω, and 9 Ω, respectively, the frequency domain amplitude plots for Zf1 and Zf2 are illustrated in Figure 5.
The frequency domain amplitude plots of the fault impedance reveal that, regardless of the control mode employed, changes in the arm resistance do not affect the impedance at low and high frequencies. A closer inspection of the fault impedance details indicates that as the arm resistance increases, the impedance magnitude at mid-frequencies also increases.
The smoothing reactor’s impact on equivalent impedance.
With the smoothing reactor values set at 50 mH, 100 mH, 150 mH, 200 mH and 250 mH, respectively, the frequency domain amplitude plots for Zf1 and Zf2 are illustrated in Figure 6.
Similarly to the arm inductance, the smoothing reactor’s influence on fault impedance is primarily observed in the mid-to-high-frequency range, with a more pronounced effect at high frequencies. This is due to the fact that the inductance value of the smoothing reactor is significantly larger than that of the arm inductance. Therefore, in addition to its role in smoothing the DC, the smoothing reactor can also be utilized to limit DC faults.
Power control’s impact on equivalent impedance.
The power reference values for the constant active power converter station are set at 200 MW, 400 MW, 600 MW, 800 MW, and 1000 MW, respectively, and the frequency domain magnitude plots is drawn as shown in Figure 7.
As can be seen from Figure 7, the power level of the constant power control converter station primarily affects the low-frequency range of the DC impedance of the converter station. As the transmitted power increases, the impedance magnitude in the low-frequency range decreases, which is consistent with the impedance behavior of a steady-state circuit under constant voltage conditions.

4.2. The Device Parameters’ Impact on Fault Current

The arm inductance’s impact on fault current.
When the arm inductance values are set at 20 mH, 40 mH, 60 mH, 80 mH, and 100 mH, respectively, the fault currents plot for If1 and If2 are illustrated in Figure 8.
The arm inductance primarily affects the mid-to-high-frequency range of fault damping, with the amplitude in the high-frequency range increasing proportionally as the inductance value increases. This is reflected in the fault current in the time domain as a reduction in the rate of increase in the fault current. As shown in Figure 8, a larger arm inductance results in a smaller rate of increase in the fault current, validating the conclusions of the damping analysis.
The arm resistance’s impact on fault current
With the arm resistance values set at 1 Ω, 3 Ω, 5 Ω, 7 Ω, and 9 Ω, respectively, the fault current plots for If1 and If2 are illustrated in Figure 9.
The arm resistance primarily influences the mid-to-low-frequency range of fault damping. Consequently, the initial rate of current rise during a fault is unaffected by changes in resistance. As the fault progresses, the damping characteristics in the mid-to-low frequency range gradually become apparent, and the fault current decreases as the arm resistance increases. From the frequency domain plot in Figure 9, it can be observed that the impact of arm resistance is more pronounced in constant power stations compared to constant voltage stations. This is reflected in the time domain as a more significant difference in fault currents.
The smoothing reactor’s impact on fault current.
With the smoothing reactor values set at 50 mH, 100 mH, 150 mH, 200 mH, and 250 mH, respectively, the frequency domain amplitude plots for Zf1 and Zf2 are illustrated in Figure 10.
The smoothing reactor primarily affects the mid-to-high-frequency range of fault damping, and the smoothing reactor’s inductance value is usually larger than that of the arm inductance. Therefore, it has a particularly notable impact on the initial rate of increase in the fault current. Increasing the inductance of the smoothing reactor is beneficial for suppressing the rise in the fault current and substantially reducing its amplitude.
Power control’s impact on equivalent impedance.
The power reference values for the constant active power converter station are set at 200 MW, 400 MW, 600 MW, 800 MW, and 1000 MW, respectively. The line fault current curves on the side of the constant power control station are plotted in Figure 11.
The line resistance primarily affects the mid-frequency range of fault damping, exhibiting a similar influence pattern to the arm resistance. As the resistance value increases, the amplitude of the fault current decreases.

5. Conclusions

In this paper, the key factors influencing DC faults are summarized, and the impact of these factors on the amplitude of DC impedance and fault current is analyzed. The conclusions are as follows:
(1)
The low-frequency component of the equivalent impedance has no significant impact on the rate of increase and the peak value of the fault current during the initial stage (typically referring to the first 10 ms after the fault occurs), such as the DC power level. The mid-frequency component of the equivalent impedance does not affect the initial rate of increase in the fault current, but it does influence the current level several milliseconds after the fault occurs. Factors such as arm resistance and submodule capacitance, when their values change, will lead to variations in the fault current.
(2)
The high-frequency component of fault damping primarily influences the initial state of the fault current, specifically the initial rate of increase. Components such as the smoothing reactor, when their values change, can significantly alter the initial rate of increase in the fault current, thereby affecting the subsequent current levels. The damping characteristics in the high-frequency range have the most pronounced impact on the fault current.
Although these parameters are inherently fixed when converters are constructed, the fault current can also be limited through the DC grid topology optimization, and the fault current limiters can also be equipped with certain DC lines with high fault currents.

Author Contributions

Investigation, Q.Z.; methodology, Q.Z. and K.L.; validation, Q.Z. and K.L.; writing—original draft preparation, Q.Z. and J.T.; writing—review and editing, J.T. and L.Z.; supervision, S.Z. All authors have read and agreed to the published version of the manuscript.

Funding

This research received no external funding.

Data Availability Statement

The raw data supporting the conclusions of this article will be made available by the authors on request.

Conflicts of Interest

The authors declare no conflicts of interest.

References

  1. Tao, Y.; Li, B.; Dragicevic, T.; Liu, T.; Blaabjerg, F. HVDC Grid Fault Current Limiting Method Through Topology Optimization Based on Genetic Algorithm. IEEE J. Emerg. Sel. Top. Power Electron. 2021, 9, 7045–7055. [Google Scholar] [CrossRef]
  2. Ouyang, J.; Yu, J.; Long, X.; Diao, Y.; Wang, J. Coordination control method to block cascading failure of a renewable generation power system under line dynamic security. Prot. Control. Mod. Power Syst. 2023, 8, 12. [Google Scholar] [CrossRef]
  3. Yang, Z.; Wang, H.; Liao, W.; Bak, C.L.; Chen, Z. Protection Challenges and Solutions for AC Systems with Renewable Energy Sources: A Review. Prot. Control. Mod. Power Syst. 2024, 10, 18–39. [Google Scholar] [CrossRef]
  4. Tao, Y.; Li, B.; Liu, T.; Jiang, Q.; Blaabjerg, F. Practical Fault Current Level Evaluation and Limiting Method of Bipolar HVdc Grid Based on Topology Optimization. IEEE Syst. J. 2022, 16, 4466–4476. [Google Scholar] [CrossRef]
  5. Jiang, Q.; Xu, R.; Li, B.; Chen, X.; Yin, Y.; Liu, T. Impedance Model for Instability Analysis of LCC-HVDCs Considering Transformer Saturation. J. Mod. Power Syst. Clean Energy 2024, 12, 1309–1319. [Google Scholar] [CrossRef]
  6. Zhou, H.; Li, B.; Jiang, Q.; Liu, T.; Zhang, Y.; Yin, Y. The Extreme Temperature Weather Impact Mechanism Analysis of MMC-HVDC’s Harmonic Impedance and Its Dynamic Stability. Energies 2024, 17, 6044. [Google Scholar] [CrossRef]
  7. Han, X.; Sima, W.; Yang, M.; Li, L.; Yuan, T.; Si, Y. Transient Characteristics Under Ground and Short-Circuit Faults in a ±500 kV MMC-Based HVDC System with Hybrid DC Circuit Breakers. IEEE Trans. Power Deliv. 2018, 33, 1378–1387. [Google Scholar] [CrossRef]
  8. Bucher, M.K.; Franck, C.M. Contribution of fault current sources in multiterminal HVDC cable networks. IEEE Trans. Power Deliv. 2013, 28, 1796–1803. [Google Scholar] [CrossRef]
  9. Jianpo, Z.; Chengyong, Z. Simulation and analysis of DC-link fault characteristics for MMCHVDC. Electr. Power Autom. Equip. 2014, 34, 32–37. [Google Scholar]
  10. Zhang, X.; Zhao, C.; Pang, H.; Lin, C. A control and protection scheme of multi-terminal DC transmission system based on MMC for DC line fault. Autom. Electr. Power Syst. 2013, 37, 140–145. [Google Scholar] [CrossRef]
  11. Ziguang, Z.; Yuan, F.; Yi, W. Pole-to-ground fault analysis of transmission lines in VSC based DC power grids. Mod. Electr. Power 2017, 34, 82–88. [Google Scholar]
  12. Jovcic, D.; Pahalawaththa, N.; Zavahir, M. Inverter controller for HVDC systems connected to weak AC systems. IEEE Proc. Gener. Transm. Distrib. 1999, 146, 235–240. [Google Scholar] [CrossRef]
  13. Wang, S.; Zhou, X.; Tang, G. Analysis of submodule overcurrent caused by DC pole-to-pole fault in modular multilevel converter HVDC system. Proc. CSEE 2011, 31, 1–7. [Google Scholar]
  14. Li, C.; Zhao, C.; Xu, J.; Ji, Y.; Zhang, F.; An, T. A pole-to-pole short-circuit fault current calculation method for DC grids. IEEE Trans. Power Syst. 2017, 32, 4943–4953. [Google Scholar] [CrossRef]
  15. Ning, C.; Lei, Q.; Xiang, C. Calculation method for line-to-ground short-circuit currents of VSC-HVDC grid. Electr. Power Constr. 2019, 40, 119–127. [Google Scholar]
  16. Hao, L.; Li, W.; Wang, Z.; Gu, Y.; Wang, G. Practical calculation for bipolar short-circuit fault current of transmission line in MMC-HVDC grid. Autom. Electr. Power Syst. 2020, 44, 68–76. [Google Scholar]
  17. Yao, L.Z.; Yao, Z.Q.; Lin, Z. DC fault characteristics of modular multilevel converter based HVDC transformer. Power Energy Soc. Gen. Meet. 2011, 40, 1051–1058. [Google Scholar]
  18. Lacerda, V.A.; Monaro, R.M.; Campos-Gaona, D.; Peña-Alzola, R.; Coury, D.V. An approximated analytical model for pole-to-ground faults in symmetrical monopole MMC-HVDC systems. IEEE J. Emerg. Sel. Top. Power Electron. 2021, 9, 7009–7017. [Google Scholar] [CrossRef]
  19. Leterme, W.; Tielens, P.; De Boeck, S.; Van Hertem, D. Overview of grounding and configuration options for meshed HVDC grids. IEEE Trans. Power Del. 2014, 29, 2467–2475. [Google Scholar] [CrossRef]
  20. Yan, L.I.; Huang, Y.; Yanfeng, G. Analysis on overvoltage mechanism of DC line fault in flexible DC grid. Autom. Electr. Power Syst. 2020, 44, 146–153. [Google Scholar]
  21. Xue, Y.; Zheng, X. On the bipolar MMC-HVDC topology suitable for bulk power overhead line transmission: Configuration, control, and DC fault analysis. IEEE Trans. Power Deliv. 2014, 29, 2420–2429. [Google Scholar] [CrossRef]
  22. Zhao, C.; Lei, Q.; Chen, N.; Cui, X.; Ma, J. Unipolar ground fault of ±500 kV Zhangbei flexible DC power grid and sound pole bus overvoltage generation mechanism. Power Syst. Technol. 2019, 43, 530–536. [Google Scholar]
  23. Duan, G.; Wang, Y.; Yin, T.; Yin, S. DC short circuit current calculation for modular multilevel converter. Power Syst. Technol. 2018, 42, 2145–2152. [Google Scholar]
  24. Li, Q.; Li, B.; Jiang, Q.; Liu, T.; Yue, Y.; Zhang, Y. A Novel Location Method for Interline Power Flow Controllers Based on Entropy Theory. Prot. Control. Mod. Power Syst. 2024, 9, 70–81. [Google Scholar] [CrossRef]
Figure 1. The simplified converter circuit.
Figure 1. The simplified converter circuit.
Electronics 14 00694 g001
Figure 2. The equivalent circuit for pole-to-pole fault calculation.
Figure 2. The equivalent circuit for pole-to-pole fault calculation.
Electronics 14 00694 g002
Figure 3. The fault currents calculation comparison with different control.
Figure 3. The fault currents calculation comparison with different control.
Electronics 14 00694 g003
Figure 4. Frequency domain amplitude of impedance for different arm inductances.
Figure 4. Frequency domain amplitude of impedance for different arm inductances.
Electronics 14 00694 g004aElectronics 14 00694 g004b
Figure 5. Frequency domain amplitude of impedance for different arm resistance.
Figure 5. Frequency domain amplitude of impedance for different arm resistance.
Electronics 14 00694 g005aElectronics 14 00694 g005b
Figure 6. Frequency domain amplitude of impedance for different smoothing reactor.
Figure 6. Frequency domain amplitude of impedance for different smoothing reactor.
Electronics 14 00694 g006
Figure 7. Frequency domain amplitude of impedance for different DC power.
Figure 7. Frequency domain amplitude of impedance for different DC power.
Electronics 14 00694 g007
Figure 8. Fault currents of impedance for different arm inductances.
Figure 8. Fault currents of impedance for different arm inductances.
Electronics 14 00694 g008aElectronics 14 00694 g008b
Figure 9. Fault currents for different arm resistance.
Figure 9. Fault currents for different arm resistance.
Electronics 14 00694 g009
Figure 10. The fault current for different smoothing reactors.
Figure 10. The fault current for different smoothing reactors.
Electronics 14 00694 g010
Figure 11. The fault current for different DC powers.
Figure 11. The fault current for different DC powers.
Electronics 14 00694 g011
Table 1. The typical existing models for DC fault current calculations.
Table 1. The typical existing models for DC fault current calculations.
The Typical Existing Models for DC Fault Current CalculationsAdvantagesDisadvantages
Numerical computation methodsSuitable for different DC gridsMay take a long time
Direct calculation method based on RLC discharging circuitsCan obtain the explicit expressionThe theoretical basis is weak and the control’s impact is not considered
Table 2. The parameters used for fault current calculations.
Table 2. The parameters used for fault current calculations.
ParametersValues
Rated capacity3000 MVA
Rated DC voltage±500 kV
Converter transformer ratio750/570
Converter transformer inductance0.16 p.u.
Converter transformer resistance0.0022 p.u.
Arm inductance66 mH
Arm resistance3.71 Ω
Submodule capacitance16.3 mF
Number of submodules per arm495
Smoothing reactor200 mH
Proportional parameter of the outer voltage control loop8
Integral parameter of the outer voltage control loop27.27 s−1
Line resistance1 Ω
Line inductance0.0082 H
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Share and Cite

MDPI and ACS Style

Zhao, Q.; Li, K.; Tan, J.; Zhang, L.; Zhang, S. Pole-to-Pole Fault Current Impact Factors Analysis Based on Equivalent Impedance for Modular Multilevel Converter High-Voltage Direct Current System. Electronics 2025, 14, 694. https://doi.org/10.3390/electronics14040694

AMA Style

Zhao Q, Li K, Tan J, Zhang L, Zhang S. Pole-to-Pole Fault Current Impact Factors Analysis Based on Equivalent Impedance for Modular Multilevel Converter High-Voltage Direct Current System. Electronics. 2025; 14(4):694. https://doi.org/10.3390/electronics14040694

Chicago/Turabian Style

Zhao, Qi, Kuan Li, Jinlong Tan, Lu Zhang, and Shuobo Zhang. 2025. "Pole-to-Pole Fault Current Impact Factors Analysis Based on Equivalent Impedance for Modular Multilevel Converter High-Voltage Direct Current System" Electronics 14, no. 4: 694. https://doi.org/10.3390/electronics14040694

APA Style

Zhao, Q., Li, K., Tan, J., Zhang, L., & Zhang, S. (2025). Pole-to-Pole Fault Current Impact Factors Analysis Based on Equivalent Impedance for Modular Multilevel Converter High-Voltage Direct Current System. Electronics, 14(4), 694. https://doi.org/10.3390/electronics14040694

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop