Next Article in Journal
A Cascade Fractional-N Synthesizer Topology of DLL and Frequency Multiplier for 5G+ Communication Systems
Previous Article in Journal
Scalable Transformer Accelerator with Variable Systolic Array for Multiple Models in Voice Assistant Applications
 
 
Due to scheduled maintenance work on our database systems, there may be short service disruptions on this website between 10:00 and 11:00 CEST on June 14th.
Article

Article Versions Notes

Electronics 2024, 13(23), 4681; https://doi.org/10.3390/electronics13234681
Action Date Notes Link
article xml file uploaded 27 November 2024 10:51 CET Original file -
article xml uploaded. 27 November 2024 10:51 CET Update https://www.mdpi.com/2079-9292/13/23/4681/xml
article pdf uploaded. 27 November 2024 10:51 CET Version of Record https://www.mdpi.com/2079-9292/13/23/4681/pdf
article html file updated 27 November 2024 10:52 CET Original file https://www.mdpi.com/2079-9292/13/23/4681/html
Back to TopTop