Next Article in Journal / Special Issue
Data-Driven Approaches for Computation in Intelligent Biomedical Devices: A Case Study of EEG Monitoring for Chronic Seizure Detection
Previous Article in Journal / Special Issue
Energy Efficient Design for Body Sensor Nodes
Open AccessArticle

Path Specific Register Design to Reduce Standby Power Consumption

by Emre Salman * and Qi Qi
Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY 11794, USA
*
Author to whom correspondence should be addressed.
J. Low Power Electron. Appl. 2011, 1(1), 131-149; https://doi.org/10.3390/jlpea1010131
Received: 25 November 2010 / Revised: 11 April 2011 / Accepted: 13 April 2011 / Published: 15 April 2011
(This article belongs to the Special Issue Selected Topics in Low Power Design - From Circuits to Applications)
A methodology is proposed to design low leakage registers by considering the type of timing path, i.e., short or long, and type of register, i.e., launching or capturing. Three different dual threshold voltage registers are developed where each register trades, depending upon the timing path, a different timing constraint for reducing the leakage current. For example, the first proposed register is used as a launching register in a noncritical path, trading clock-to-Q delay for leakage current. Other timing constraints such as setup and hold times are maintained the same not to introduce any timing violations. Alternatively, the second and third registers, trade, respectively, setup time and hold time for leakage current while maintaining clock-to-Q delay constant. The effect of the proposed methodology on leakage current is investigated for four technology nodes. The overall reduction in the leakage current of a register can exceed 90% while maintaining the clock frequency and other design parameters such as area and dynamic power the same. Three ISCAS 89 benchmark circuits are utilized to evaluate the methodology, demonstrating, on average, 23% reduction in the overall leakage current. View Full-Text
Keywords: leakage current; low leakage register design; power consumption; static power; timing constraints; timing paths leakage current; low leakage register design; power consumption; static power; timing constraints; timing paths
MDPI and ACS Style

Salman, E.; Qi, Q. Path Specific Register Design to Reduce Standby Power Consumption. J. Low Power Electron. Appl. 2011, 1, 131-149.

Show more citation formats Show less citations formats

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Back to TopTop