Next Article in Journal
Ballast Flow Characteristics of Discharging Pipeline in Shield Slurry System
Previous Article in Journal
Multi-Angle Economic Analysis of Coal-Fired Units with Plasma Ignition and Oil Injection during Deep Peak Shaving in China
Open AccessArticle

Quasi Delay Insensitive Majority Voters for Triple Modular Redundancy Applications

School of Computer Science and Engineering, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798, Singapore
Department of Industrial Engineering, Technical University of Sofia, 1000 Sofia, Bulgaria
Author to whom correspondence should be addressed.
Appl. Sci. 2019, 9(24), 5400;
Received: 7 November 2019 / Revised: 29 November 2019 / Accepted: 7 December 2019 / Published: 10 December 2019
(This article belongs to the Section Electrical, Electronics and Communications Engineering)
Mission- and safety-critical applications tend to incorporate triple modular redundancy (TMR) in their hardware implementation to reliably withstand the fault or failure of any one of the function modules during normal operation, and the function module may be a circuit or a system. In a TMR implementation, two identical copies of a function module are used in addition to the original function module, and the correct operation of at least two function modules is required. In TMR, the corresponding primary outputs of the three function modules are combined using majority voters, which determine the actual primary outputs based on the Boolean majority. Hence, the majority voter is an important component that is useful for conveying the correct operation of a TMR implementation. In the existing literature, many designs of three-input majority voters for TMR have been discussed. However, most of these correspond to the synchronous design style and just one corresponds to the bundled-data asynchronous design style, which is not delay insensitive and hence non-robust. To our knowledge, a robust delay insensitive design of the three-input majority voter has not been considered. In this context, this article presents the designs of robust quasi delay insensitive (QDI) three-input majority voters based on QDI logic synthesis methods, and analyzes which majority voters are preferable in terms of speed, power, and area. We implement example QDI TMR circuits using a QDI full adder as the function module and QDI majority voters using 32/28 nm complementary metal oxide semiconductor (CMOS) technology. The QDI TMR implementations use the delay insensitive dual rail code for data encoding, and four-phase return-to-zero and four-phase return-to-one handshake protocols for data communication. View Full-Text
Keywords: fault tolerance; redundancy; TMR; logic circuits; quasi delay insensitive (QDI); CMOS fault tolerance; redundancy; TMR; logic circuits; quasi delay insensitive (QDI); CMOS
Show Figures

Figure 1

MDPI and ACS Style

Balasubramanian, P.; Maskell, D.L.; Mastorakis, N.E. Quasi Delay Insensitive Majority Voters for Triple Modular Redundancy Applications. Appl. Sci. 2019, 9, 5400.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

Search more from Scilit
Back to TopTop