Next Article in Journal
Vision-Based Perception and Classification of Mosquitoes Using Support Vector Machine
Previous Article in Journal
Measurements and Modeling of the Nonlinear Behavior of a Guitar Pickup at Low Frequencies †
Article Menu
Issue 1 (January) cover image

Export Article

Open AccessArticle
Appl. Sci. 2017, 7(1), 52;

High-Resolution Digital-to-Time Converter Implemented in an FPGA Chip

Key Laboratory of Electronic Equipment Structure Design, Ministry of Education, School of Electro-Mechanical Engineering, Xidian University, Xi’an 710071, China
Author to whom correspondence should be addressed.
Academic Editor: Hung-Yu Wang
Received: 9 November 2016 / Revised: 24 December 2016 / Accepted: 27 December 2016 / Published: 4 January 2017
Full-Text   |   PDF [3937 KB, uploaded 4 January 2017]   |  


This paper presents the design and implementation of a new digital-to-time converter (DTC). The obtained resolution is 1.02 ps, and the dynamic range is about 590 ns. The experimental results indicate that the measured differential nonlinearity (DNL) and integral nonlinearity (INL) are −0.17~+0.13 LSB and −0.35~+0.62 LSB, respectively. This DTC builds coarse and fine Vernier delay lines constructed by programmable delay lines (PDLs) to ensure high performance delay. Benefited by the close-loop feedback mechanism of the PDLs’ control module, the presented DTC has excellent voltage and temperature stability. What is more, the proposed DTC can be implemented in a single field programmable gate array (FPGA) chip. View Full-Text
Keywords: digital-to-time converter; FPGA; programmable delay lines; time and frequency analysis digital-to-time converter; FPGA; programmable delay lines; time and frequency analysis

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).

Share & Cite This Article

MDPI and ACS Style

Wang, H.; Zhang, M.; Liu, Y. High-Resolution Digital-to-Time Converter Implemented in an FPGA Chip. Appl. Sci. 2017, 7, 52.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
Appl. Sci. EISSN 2076-3417 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top