Next Article in Journal
Dynamic Boundary of P-Set and Intelligent Acquisition for Two Types of Information Fusion
Previous Article in Journal
A Privacy Preserving Cloud-Based K-NN Search Scheme with Lightweight User Loads
Open AccessReview

DVFS and Its Architectural Simulation Models for Improving Energy Efficiency of Complex Embedded Systems in Early Design Phase

Department of Electrical Engineering (FB1), University of Bremen, Otto-Hahn-Allee 1, 28359 Bremen, Germany
Computers 2020, 9(1), 2; https://doi.org/10.3390/computers9010002
Received: 25 October 2019 / Revised: 18 December 2019 / Accepted: 2 January 2020 / Published: 7 January 2020
Dealing with resource constraints is an inevitable feature of embedded systems. Power and performance are the main concerns beside others. Pre-silicon analysis of power and performance in today’s complex embedded designs is a big challenge. Although RTL (Register-Transfer Level) models are more precise and reliable, system-level modeling enables the power and performance analysis of complex and dense designs in the early design phase. Virtual prototypes of systems prepared through architectural simulation provide a means of evaluating non-existing systems with more flexibility and minimum cost. Efficient interplay between power and performance is a key feature within virtual platforms. This article focuses on dynamic voltage and frequency scaling (DVFS), which is a well-known system-level low-power design technique together with its more efficient implementations modeled through architectural simulation. With advent of new computing paradigms and modern application domains with strict resource demands, DVFS and its efficient hardware-managed solutions get even more highlighted. This is mainly because they can react faster to resource demands and thus reduce induced overhead. To that end, they entail an effective collaboration between software and hardware. A case review in the end wraps up the discussed topics.
Keywords: hardware-managed; embedded systems; architectural simulation; run-time power management; DVFS; hardware-software co-design hardware-managed; embedded systems; architectural simulation; run-time power management; DVFS; hardware-software co-design
MDPI and ACS Style

Haririan, P. DVFS and Its Architectural Simulation Models for Improving Energy Efficiency of Complex Embedded Systems in Early Design Phase. Computers 2020, 9, 2.

Show more citation formats Show less citations formats
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop