Next Article in Journal
Frequency-Adaptive Current Controller Design Based on LQR State Feedback Control for a Grid-Connected Inverter under Distorted Grid
Previous Article in Journal
Protection Coordination of Properly Sized and Placed Distributed Generations–Methods, Applications and Future Scope
Article Menu
Issue 10 (October) cover image

Export Article

Open AccessArticle
Energies 2018, 11(10), 2673; https://doi.org/10.3390/en11102673

A 10- and 12-Bit Multi-Channel Hybrid Type Successive Approximation Register Analog-to-Digital Converter for Wireless Power Transfer System

1
Department of Electrical and Computer Engineering, Sungkyunkwan University, Seoul 03063, Korea
2
School of Electrical Engineering and Computer Science, Gwangju Institute of Science and Technology (GIST), Gwangju 61005, Korea
*
Author to whom correspondence should be addressed.
Received: 25 September 2018 / Revised: 1 October 2018 / Accepted: 2 October 2018 / Published: 8 October 2018
Full-Text   |   PDF [5787 KB, uploaded 8 October 2018]   |  

Abstract

This paper presents a successive approximation register (SAR) analog-to-digital converter (ADC) designed for a wireless power transfer system. This is a four–channel SAR ADC structure with 10-bit resolution for each channel, which can also be applied as a single 12-bit ADC. To reduce the area and the number of the required devices in the ADC module, a hybrid-type structure with capacitor and resistor DACs is applied, in which the resistor DAC is shared between channels and determines the seven least significant bits (LSB)s, while the capacitor DAC determines the three most significant bits (MSBs). For the 12-bit operation mode, and to reduce the number of capacitors required in the capacitor DAC, the capacitors of the four channels are shared to determine the five MSBs. A foreground calibration is applied to the capacitor DAC to remedy the gain and offset errors after fabrication. An additional low resistive path is also implemented in the resistor DAC for error correction. The conversion speed for 10- and 12-bit operations reaches up to 1 and 0.5 MS/s, respectively. The prototype ADC is designed in a 180 nm complementary metal-oxide semiconductor (CMOS) process. For 10- and 12-bit operating modes, this ADC module achieves up to 9.71 and 11.76 effective number of bits (ENOBs), respectively. View Full-Text
Keywords: ADC; hybrid DAC; multi–channel; successive approximation; WPT system ADC; hybrid DAC; multi–channel; successive approximation; WPT system
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Rikan, B.S.; Kim, S.-Y.; Abbasizadeh, H.; Hejazi, A.; Rad, R.E.; Shehzad, K.; Hwang, K.C.; Yang, Y.; Lee, M.; Lee, K.-Y. A 10- and 12-Bit Multi-Channel Hybrid Type Successive Approximation Register Analog-to-Digital Converter for Wireless Power Transfer System. Energies 2018, 11, 2673.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Energies EISSN 1996-1073 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top