Next Article in Journal
Optimizing Irradiation Geometry in LED-Based Photoacoustic Imaging with 3D Printed Flexible and Modular Light Delivery System
Next Article in Special Issue
Privacy-Preserving Sensor-Based Continuous Authentication and User Profiling: A Review
Previous Article in Journal
Foot-Mounted Pedestrian Navigation Method by Comparing ADR and Modified ZUPT Based on MEMS IMU Array
Article

ACE: ARIA-CTR Encryption for Low-End Embedded Processors

Division of IT Convergence Engineering, Hansung University, Seoul 02876, Korea
*
Author to whom correspondence should be addressed.
Sensors 2020, 20(13), 3788; https://doi.org/10.3390/s20133788
Received: 21 June 2020 / Revised: 29 June 2020 / Accepted: 4 July 2020 / Published: 6 July 2020
(This article belongs to the Special Issue Cryptography and Information Security in Wireless Sensor Networks)
In this paper, we present the first optimized implementation of ARIA block cipher on low-end 8-bit Alf and Vegard’s RISC processor (AVR) microcontrollers. To achieve high-speed implementation, primitive operations, including rotation operation, a substitute layer, and a diffusion layer, are carefully optimized for the target low-end embedded processor. The proposed ARIA implementation supports the electronic codebook (ECB) and the counter (CTR) modes of operation. In particular, the CTR mode of operation is further optimized with the pre-computed table of two add-round-key, one substitute layer, and one diffusion layer operations. Finally, the proposed ARIA-CTR implementations on 8-bit AVR microcontrollers achieved 187.1, 216.8, and 246.6 clock cycles per byte for 128-bit, 192-bit, and 256-bit security levels, respectively. Compared with previous reference implementations, the execution timing is improved by 69.8%, 69.6%, and 69.5% for 128-bit, 192-bit, and 256-bit security levels, respectively. View Full-Text
Keywords: ARIA; electronic codebook mode of operation; counter mode of operation; software implementation; embedded processors ARIA; electronic codebook mode of operation; counter mode of operation; software implementation; embedded processors
Show Figures

Figure 1

MDPI and ACS Style

Seo, H.; Kwon, H.; Kim, H.; Park, J. ACE: ARIA-CTR Encryption for Low-End Embedded Processors. Sensors 2020, 20, 3788. https://doi.org/10.3390/s20133788

AMA Style

Seo H, Kwon H, Kim H, Park J. ACE: ARIA-CTR Encryption for Low-End Embedded Processors. Sensors. 2020; 20(13):3788. https://doi.org/10.3390/s20133788

Chicago/Turabian Style

Seo, Hwajeong, Hyeokdong Kwon, Hyunji Kim, and Jaehoon Park. 2020. "ACE: ARIA-CTR Encryption for Low-End Embedded Processors" Sensors 20, no. 13: 3788. https://doi.org/10.3390/s20133788

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

1
Back to TopTop