Next Article in Journal
Retinal Identification Based on an Improved Circular Gabor Filter and Scale Invariant Feature Transform
Previous Article in Journal
Investigation on Dynamic Calibration for an Optical-Fiber Solids Concentration Probe in Gas-Solid Two-Phase Flows
Open AccessArticle

Parallel Hough Transform-Based Straight Line Detection and Its FPGA Implementation in Embedded Vision

1
Shanghai Key Laboratory of Digital Media Processing and Transmissions, Shanghai Jiao Tong University, Shanghai 200240, China
2
School of Communication and Information Engineering, Shanghai University, Shanghai 200072, China
3
Department of Computer Engineering, Santa Clara University, Santa Clara, CA 95053-0566, USA
*
Author to whom correspondence should be addressed.
Sensors 2013, 13(7), 9223-9247; https://doi.org/10.3390/s130709223
Received: 22 May 2013 / Revised: 1 July 2013 / Accepted: 8 July 2013 / Published: 17 July 2013
(This article belongs to the Section Physical Sensors)
Hough Transform has been widely used for straight line detection in low-definition and still images, but it suffers from execution time and resource requirements. Field Programmable Gate Arrays (FPGA) provide a competitive alternative for hardware acceleration to reap tremendous computing performance. In this paper, we propose a novel parallel Hough Transform (PHT) and FPGA architecture-associated framework for real-time straight line detection in high-definition videos. A resource-optimized Canny edge detection method with enhanced non-maximum suppression conditions is presented to suppress most possible false edges and obtain more accurate candidate edge pixels for subsequent accelerated computation. Then, a novel PHT algorithm exploiting spatial angle-level parallelism is proposed to upgrade computational accuracy by improving the minimum computational step. Moreover, the FPGA based multi-level pipelined PHT architecture optimized by spatial parallelism ensures real-time computation for 1,024 × 768 resolution videos without any off-chip memory consumption. This framework is evaluated on ALTERA DE2-115 FPGA evaluation platform at a maximum frequency of 200 MHz, and it can calculate straight line parameters in 15.59 ms on the average for one frame. Qualitative and quantitative evaluation results have validated the system performance regarding data throughput, memory bandwidth, resource, speed and robustness. View Full-Text
Keywords: straight line detection; parallel Hough Transform; Canny edge detection; FPGA; embedded vision straight line detection; parallel Hough Transform; Canny edge detection; FPGA; embedded vision
Show Figures

Graphical abstract

MDPI and ACS Style

Lu, X.; Song, L.; Shen, S.; He, K.; Yu, S.; Ling, N. Parallel Hough Transform-Based Straight Line Detection and Its FPGA Implementation in Embedded Vision. Sensors 2013, 13, 9223-9247. https://doi.org/10.3390/s130709223

AMA Style

Lu X, Song L, Shen S, He K, Yu S, Ling N. Parallel Hough Transform-Based Straight Line Detection and Its FPGA Implementation in Embedded Vision. Sensors. 2013; 13(7):9223-9247. https://doi.org/10.3390/s130709223

Chicago/Turabian Style

Lu, Xiaofeng; Song, Li; Shen, Sumin; He, Kang; Yu, Songyu; Ling, Nam. 2013. "Parallel Hough Transform-Based Straight Line Detection and Its FPGA Implementation in Embedded Vision" Sensors 13, no. 7: 9223-9247. https://doi.org/10.3390/s130709223

Find Other Styles

Article Access Map by Country/Region

1
Only visits after 24 November 2015 are recorded.
Search more from Scilit
 
Search
Back to TopTop