Sign in to use this feature.

Years

Between: -

Subjects

remove_circle_outline

Journals

Article Types

Countries / Regions

Search Results (1)

Search Parameters:
Keywords = DVCCTA

Order results
Result details
Results per page
Select all
Export citation of selected articles as:
18 pages, 5615 KiB  
Article
Electronically Tunable Full Wave Precision Rectifier Using DVCCTAs
by Niranjan Raj, Sagar, Rajeev Kumar Ranjan, Bindu Priyadarshini and Nicu Bizon
Electronics 2021, 10(11), 1262; https://doi.org/10.3390/electronics10111262 - 25 May 2021
Cited by 15 | Viewed by 4100
Abstract
This work presents a voltage mode scheme of a full-wave precision rectifier circuit using an analog building block differential voltage current conveyor transconductance amplifier (DVCCTA) including five NMOS transistors. The proposed design is essentially suited for low voltage and high-frequency input signals. The [...] Read more.
This work presents a voltage mode scheme of a full-wave precision rectifier circuit using an analog building block differential voltage current conveyor transconductance amplifier (DVCCTA) including five NMOS transistors. The proposed design is essentially suited for low voltage and high-frequency input signals. The operation of the proposed rectifier design depends upon the region of operation of NMOS transistors. The output waveform of the presented rectifier design can be made electronically tunable by controlling the bias voltage. The functional correctness and verification of the presented design are performed using 0.25-µm TSMC technology under the supply voltage of ±1.5 V. The absence of a resistor leads to a minimal parasitic effect. To obtain further insight on the robustness of the circuit, a Monte Carlo simulation and corner analysis are also presented. The circuit is verified experimentally by incorporating a breadboard model with the help of commercially available ICs CA3080 (operational transconductance amplifier) and AD844AN (current feedback operational amplifier) and offers remarkable compliance with both theoretical and simulation outcomes. The presented design has been laid out on Cadence virtuoso, which consumes a chip area of 9044 µm2. Full article
(This article belongs to the Special Issue Advances in Low Power and High Power Electronics)
Show Figures

Figure 1

Back to TopTop