Next Article in Journal
Combining Markov and Semi-Markov Modelling for Assessing Availability and Cybersecurity of Cloud and IoT Systems
Previous Article in Journal
How Hard Is It to Detect Surveillance? A Formal Study of Panopticons and Their Detectability Problem
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

A Security Analysis of Circuit Clock Obfuscation

Department of Electrical and Computer Engineering, University of Texas at Dallas, Richardson, TX 75080-3021, USA
*
Authors to whom correspondence should be addressed.
Cryptography 2022, 6(3), 43; https://doi.org/10.3390/cryptography6030043
Submission received: 7 July 2022 / Revised: 3 August 2022 / Accepted: 10 August 2022 / Published: 22 August 2022
(This article belongs to the Section Hardware Security)

Abstract

Key-based circuit obfuscation or logic-locking is a technique that can be used to hide the full design of an integrated circuit from an untrusted foundry or end-user. The technique is based on creating ambiguity in the original circuit by inserting “key” input bits into the circuit such that the circuit is unintelligible absent a correct secret key. Clock signals have traditionally been avoided in locking in order to not corrupt the timing behavior of the locked circuit. In this paper, we explore the case where the clock signal itself may be obfuscated by ambiguating its frequency or pattern. Along with discussing formal notions of security in this context, we present practical ways to deobfuscate such designs using techniques from multi-rate model-checking. We present experimental data on deobfuscation runtime on a set of sequential benchmark circuits. Our results show that naive random clock obfuscation may not provide more security per overhead than traditional random keyed-gate insertion. We discuss how clock obfuscation may be a more attractive choice for special circuit designs that are inherently multi-clock/asynchronous.
Keywords: circuit obfuscation; logic locking; model-checking circuit obfuscation; logic locking; model-checking

Share and Cite

MDPI and ACS Style

Datta, R.; Zhao, G.; Basu, K.; Shamsi, K. A Security Analysis of Circuit Clock Obfuscation. Cryptography 2022, 6, 43. https://doi.org/10.3390/cryptography6030043

AMA Style

Datta R, Zhao G, Basu K, Shamsi K. A Security Analysis of Circuit Clock Obfuscation. Cryptography. 2022; 6(3):43. https://doi.org/10.3390/cryptography6030043

Chicago/Turabian Style

Datta, Rajesh, Guangwei Zhao, Kanad Basu, and Kaveh Shamsi. 2022. "A Security Analysis of Circuit Clock Obfuscation" Cryptography 6, no. 3: 43. https://doi.org/10.3390/cryptography6030043

APA Style

Datta, R., Zhao, G., Basu, K., & Shamsi, K. (2022). A Security Analysis of Circuit Clock Obfuscation. Cryptography, 6(3), 43. https://doi.org/10.3390/cryptography6030043

Article Metrics

Back to TopTop