Next Article in Journal
Application of Machine Learning Models in Error and Variant Detection in High-Variation Genomics Datasets
Previous Article in Journal
Promoting the Quality Level of Signaling in Railway Transportation System Taking Advantage from Wireless Sensor Networks Technology
Previous Article in Special Issue
Architectural and Integration Options for 3D NAND Flash Memories

3D NAND Flash Based on Planar Cells

Macronix, Via Val Passiria 8, Milan 20100, Italy
Computers 2017, 6(4), 28;
Received: 28 July 2017 / Revised: 17 September 2017 / Accepted: 27 September 2017 / Published: 24 October 2017
(This article belongs to the Special Issue 3D Flash Memories)
In this article, the transition from 2D NAND to 3D NAND is first addressed, and the various 3D NAND architectures are compared. The article carries out a comparison of 3D NAND architectures that are based on a “punch-and-plug” process—with gate-all-around (GAA) cell devices—against architectures that are based on planar cell devices. The differences and similarities between the two classes of architectures are highlighted. The differences between architectures using floating-gate (FG) and charge-trap (CT) devices are also considered. Although the current production of 3D NAND is based on GAA cell devices, it is suggested that architectures with planar cell devices could also be viable for mass production. View Full-Text
Keywords: NAND flash; 3D NAND flash NAND flash; 3D NAND flash
Show Figures

Figure 1

MDPI and ACS Style

Silvagni, A. 3D NAND Flash Based on Planar Cells. Computers 2017, 6, 28.

AMA Style

Silvagni A. 3D NAND Flash Based on Planar Cells. Computers. 2017; 6(4):28.

Chicago/Turabian Style

Silvagni, Andrea. 2017. "3D NAND Flash Based on Planar Cells" Computers 6, no. 4: 28.

Find Other Styles
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Access Map by Country/Region

Back to TopTop